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The manufacturing of conventional electronics has become a highly com-
plicated process, which requires intensive investment. In this context,
printed electronics keeps attracting attention from both academia and
industry. The primary reason is the simplication of the manufacturing
process via additive printing technology such as ink-jet printing. Conse-
quently, advantages are realized such as on-demand fabrication, minimal
material waste and versatile choice of substrate materials. Central to the
development of printed electronic circuits are printed transistors. Recently,
metal oxide semiconductors such as indium oxide have become promising
materials for the fabrication of printed transistors due to their high charge
mobility. Furthermore, electrolyte-gating also provides benets such as
the low-voltage operation in sub-1V regime due to the large gate capaci-
tance provided by electrical double layers. This opens new possibilities to
fabricate printed devices and circuits for niche applications.
To facilitate the design and fabrication of printed circuits, the development
of compact models is necessary. However, most of the current works
have focused on the study of the static behavior of transistors, while
the in-depth understanding of other characteristics such as the dynamic
or noise behavior is missing. To this end, the purpose of this work is
the comprehensive study on capacitance and noise properties of inkjet-
printed electrolyte-gated thin-lm transistors (EGT) based on indium
oxide semiconductors. Proper modeling approaches are also proposed to
capture accurately the electrical behaviour, which can be further utilized
to enable advanced analysis of digital, analog and mixed-signal circuits.
In this work, the capacitance of EGTs is characterized using voltage-
dependent impedance spectroscopy. Intrinsic and extrinsic eects are
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Abstract
carefully separated by using de-embedding test structures. Also, a dedi-
cated equivalent circuit model is established to oer accurate simulations
of the measured frequency response of the gate impedance. Based on
that, it is revealed that top-gated EGTs have the potential to reach opera-
tion frequency in the kHz regime with proper optimizations of materials
and printing process. Furthermore, a Meyer-like model is proposed to
accurately capture the capacitance-voltage characteristics of the lumped
terminal capacitance. Both parasitic and nonquasi-static eects are con-
sidered. This further enables the AC and transient analysis of complex
circuits in circuit simulators.
Following, the study of noise properties in the eld of printed electronics is
conducted. Low-frequency noise of EGTs is characterized using a reliable
experimental setup. By examining measured noise spectra of the drain
current at various gate voltages, the number uctuation with correlated
mobility uctuation has been determined as the primary noise mechanism.
Based on that, normalized at-band voltage noise can be determined as the
key performance metrics, which is only 1.08 × 10−7 V2 µm2, signicantly
lower in comparison with other thin-lm technologies, which are based on
dielectric gating and semiconductors such as IZO and IGZO. A Plausible
reason could be the large gate capacitance oered by the electrical double
layers. This renders EGT technology useful for low-noise and sensitive
applications such as sensor periphery circuits.
Last but not least, various circuit designs based on EGT technology are
proposed, including basic digital circuits such as inverters and ring os-
cillators. Their performance metrics such as the propagation delay and
power consumption are extensively characterized. Also, the rst design
of a printed full-wave rectier is presented by using diode-connected
EGTs, which features near-zero threshold voltage. As a consequence, the
presented rectier can eectively process input voltage with a small am-
plitude of 100mV and a cut-o frequency of 300Hz, which is particularly
attractive for the application domain of energy harvesting. Additionally,
the previously established capacitance models are veried on those cir-




Die Herstellung konventioneller Elektronik ist ein hochkomplexer Prozess,
der hohe Kosten erfordert. In diesem Zusammenhang gewinne die gedruc-
kte Elektronik sowohl in der Wissenschaft als auch in der Industrie
eine erhöhte Aufmerksamkeit. Der Hauptgrund dafür ist die Verein-
fachung des Herstellungsprozesses durch additive Drucktechnologien
wie Inkjet-Druck. Dies hat Vorteile wie die bedarfsgerechte Herstel-
lung und minimaler Materialverbrauch. Außerdem wird eine vielfältige
Auswahl verschiedener Substratmaterialien ermöglicht. Im Zentrum der
Entwicklung von Schaltungen auf Basis gedruckter Elektronik stehen
gedruckte Transistoren. In letzter Zeit sind Metalloxidhalbleiter wie Indiu-
moxid aufgrund ihrer hohen Ladungsbeweglichkeit zu vielversprechenden
Materialien für die Herstellung gedruckter elektronischer Bauelemente
geworden. Darüber hinaus bietet der Elektrolyt-Gate-Ansatz aufgrund
der großen Gate-Kapazität, die durch die elektrischen Doppelschichten
bereitgestellt wird, auch die Vorteile, einen Niederspannungsbetrieb im
Sub-1V-Bereich zu erreichen. Dies erönet neue Möglichkeiten für die
Herstellung gedruckter Bauteile und Schaltungen in Nischenanwendun-
gen.
Um das Design und die Herstellung von gedruckten Schaltungen zu erle-
ichtern, ist die Entwicklung kompakter Modelle erforderlich. Die meisten
existierenden Arbeiten haben sich bisher auf die Untersuchung des statis-
chen Verhaltens von Transistoren konzentriert. Hierbei wird das dynamis-
che und das Rauschverhalten der Bauteile häug vernachlässigt. Ziel
dieser Arbeit ist es daher, die umfassende Untersuchung der Kapazitäts
sowie Rauscheigenschaften Tintenstrahl-gedruckter Dünnschichttransis-
toren mit einem üssig-prozessierbaren Feststoelektrolyten als Isolator
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(EGT) und einem Indiumoxid-Halbleiter als Kanalmaterial durchzuführen..
Es werden geeignete Modellierungsansätze vorgeschlagen, um das elek-
trische Verhalten genau zu erfassen. Dies ermöglicht eine erweiterte
Analyse analoger, digitaler sowie gemischter analog-digitaler Schaltun-
gen.
In dieser Arbeit wird die Kapazität von EGTs mittels spannungsabhängiger
Impedanzspektroskopie charakterisiert. Intrinsische und extrinsische
Eekte werden durch Verwendung von De-Embedding-Teststrukturen
getrennt. Des Weiteren wird ein Ersatzschaltbild erstellt, um genaue
Simulationen des gemessenen Frequenzgangs der Gate-Impedanz zu er-
möglichen. Auf dieser Grundlage zeigt sich, dass Top-Gate EGTs das
Potenzial haben, eine Schaltfrequenz im kHz-Bereich zu erreichen, wenn
die Materialien und der Druckprozess weiter optimiert werden. Darüber
hinaus wird ein Meyer-ähnliches Modell vorgeschlagen, um die Kapazitäts-
Spannungs-Eigenschaften der Anschlusskapazität genau zu erfassen. Es
werden sowohl parasitäre Kapazitäten als auch nicht-quasistatische Ef-
fekte berücksichtigt. Die resultierenden Modelle ermöglichen weitere
AC- und transiente Simulationen komplexer Schaltungen in der EGT-
Technologie.
Im Folgenden werden Untersuchungen zu den Rauscheigenschaften gedru-
ckter EGTs durchgeführt. Das Niederfrequenzrauschen wird anhand eines
eigens dafür optimierten Versuchsaufbaus charakterisiert. Durch Unter-
suchung der gemessenen Rauschspektren im Transistor-Drainstrom bei
verschiedenen Gate-Spannungen wurde die Ladungsträgerschwankung
mit korrelierter Mobilitätsschwankung als primärer Rauschmechanis-
mus bestimmt. Auf dieser Grundlage kann das normalisierte Flachband-
Spannungsrauschen als Hauptleistungsmetrik berechnet werden, was im
Vergleich zu anderen Dünnschichttechnologien, die auf Dielektrika und
Halbleitern wie IZO und IGZO basieren, einen erheblich niedrigeren Wert
aufweist.. Ein plausibler Grund könnte die große Gate-Kapazität sein,
die durch die elektrische Doppelschicht erzeugt wird. Daher eigenen




Abschließend werden verschiedene Schaltungsdesigns vorgeschlagen,
die auf EGT-Technologie basieren. Dies beinhaltet grundlegende dig-
itale Schaltungen wie Inverter Strukturen und Ringoszillatoren. Ihre
Leistungsmetriken, einschließlich der Gatterlaufzeit und dem Stromver-
brauch, werden ausführlich charakterisiert. Des Weiteren wird das er-
ste Design eines gedruckten Brückengleichrichters unter Verwendung
von EGTs mit eine nahe-null-Volt-Schwellspannung in einer Dioden-
Konguration vorgestellt. Der vorgestellte Gleichrichter ist in der Lage,
Eingangsspannungen mit kleiner Amplitude von circa 100mV eektiv
zu verarbeiten. Dies ist besonders im Anwendungsbereich des Energy-
Harvestings von Interesse. Zusätzlich werden die zuvor etablierten Ka-
pazitätsmodelle auf diesen Schaltungen veriziert. Ein Vergleich der
Simulations- und Messdaten zeigt deren sehr gute Übereinstimmung und
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1.1. Overview of Printed electronics
1.1.1. History
The history of humanity has already experienced three industrial revolu-
tions. Central to the third revolution is the invention and widespread use
of solid-state electronics. The deriving technologies such as integrated
circuits, computers and the internet has changed almost every aspect of
daily life since the latter half of the 20th century. At the same time, the
semiconductor industry have undergone rapid growth, while the minia-
turization of transistor devices is the key driving force. As predicted by
"Moores Law", the number of transistors in integrated circuits increases
by a factor of two in every two years (Fig. 1.1 [1]). This has been guiding
the research and development of the semiconductor industry. In 1971, the
world’s rst commercial microprocessor Intel 4004 integrates only 2300
transistors based on the 10 µm technology [2], while in 2019, the AMD’s
Zen 2 microprocessor contains 39.54 billion transistors using TSMC’s 7 nm
technology [3]. However, the manufacturing of conventional electronics
has evolved into a highly complicated process, including multiple sub-
tractive steps such as photo-lithography, etching, doping, cleaning. It has
become an investment intensive business. Nowadays, the cost of building
a new semiconductor fabrication plant, also called foundry, can easily
exceed one billion U.S. dollars [4].
On the contrary, printed electronics (PE) oers a complementary solution
to conventional electronics by simplifying the manufacturing process via
1
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Figure 1.1.: The Moore’s law predicts that the number of transistors in an integrated circuit
doubles every 24 months. Reprint from [1] under license CC-BY-4.0.
Figure 1.2.: (a) The manufacturing of conventional electronics is based on the subtractive
process with complex fabrication steps involved. (b) The manufacturing of printed electronics
is based on the additive process with much less fabrication steps involved.
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additive printing technology. Fig. 1.2 illustrates the fundamental dierence
of the fabrication process between conventional and printed electronics.
The functional materials such as metals and semiconductors are directly
deposited and patterned on the substrate. Therefore, as compared with
conventional electronics, printed electronics has the unique advantage of
low-cost fabrication, which mainly originates from two factors: minimal
material wastes and fewer fabrication steps during the process. Further-
more, it possesses more features such as the on-demand fabrication, which
can hardly be accomplished by conventional electronics and thus keep
attracting the attention from both research and industry.
1.1.2. Material aspect
The history of printed electronics begins with organic electronics. It can be
traced back to the discovery of conductive polymers in 1977 [5], followed
by the development of organic semiconductors in 1983 [6] and organic
eld-eect transistors (OFETs) in 1986 [7]. Since organic materials can be
naturally formed into inks, the idea of printed OFETs becomes reality in
1997 [8]. However, organic electronics suer from the low charge mobility,
which is an essential property to determine the speed and driving ability
of transistors. Despite the research eorts in the past three decades, the
charge mobility of printed organic semiconductor materials can barely
exceed 5 cm2 V−1 s−1 [9], which is almost three orders of magnitude lower
than the single-crystalline silicon [10]. This has signicantly limited the
practical applications of printed organic electronics. Furthermore, some
organic materials have the stability issue, including the sensitivity to the
oxygen and water in the environment.
The limit of printed electronics is again pushed by the development of in-
organic semiconductor materials, including metal oxide, carbon nanotube
and graphene. These kinds of materials possess high charge carrier mobil-
ity even if printed, which can easily exceed 10 cm2 V−1 s−1 [11]. Recently,
there have been even reports showing high charge mobility approach-
ing 100 cm2 V−1 s−1 [12]. The road map published by Organic Electronics
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Association (OE-A) predicts that the long term development of printed
semiconductors relies on the innovation of inorganic and nano-materials
[13].
However, there are also several disadvantages to those materials. One of
them is the high post-processing temperature which hinders the realiza-
tion of exible electronics, because most exible substrates cannot endure
high temperature, such as polyethylene naphthalate (PEN) < 155 ◦C, and
polyethylene terephthalate (PET) < 250 ◦C. Nevertheless, inorganic and
nano-materials are still very promising candidates for printed electronics
applications in the near future.
1.1.3. Application domains
Printed electronics has been gifted with lots of attractive features, such
as mechanical exibility, low-cost and on-demand fabrication. Therefore,
it is exciting to imaging, how many kinds of new applications can be
enabled by this emerging technology. Notably, printed electronics targets
applications that can be hardly covered by conventional electronics.
Generally, printed electronics is increasingly recognized as a key enabler
for various elds of application. For example, in the automobile industry,
the utilization of organic light emitting diodes (OLEDs) can potentially
reduce the weight and production costs, while the form-factor provided by
exible displays and printed sensors realize new designs of interaction and
entertainment systems [14]. Also, medical applications are the potential
market. The stretch-ability and mechanical exibility of printed electron-
ics can be fully utilized to make bio-compatible and wearable devices to
monitor vital signs of human invasively [15, 16]. In another example,
novel medical devices using disposable printed sensors are invented to
measure the pressure distribution on occlusal surfaces, which facilitates
the diagnosis of diverse symptoms [17]. Last but not the least, in the area
of Internet of Things (IoT), printed electronics can play an important role
to realize niche applications. There have already been demonstrations of
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radio-frequency identication (RFID) tags consisting of organic transis-
tors [18]. Additionally, due to the large number of sensors required by
IoT, printed sensors are advantageous and competitive in the aspect of
fabrication cost [19, 20].
As of 2018, the printed electronics has already its total market of 31.7 USD
billion, where the categories of printed/exible displays and sensors are
the primary driving forces, with the shares of 26 USD billion and 3.6 USD
billion, respectively. On the other hand, printed logic circuits, memories
and batteries possess also strong growth potential [21]. It is forecasted
by IDTechEx Research that, in 2029, the market of printed electronics can
reach the total market of 74 USD billion [22].
1.2. Motivation
In conventional electronics, proper tools are essential to design circuits and
applications. In the semiconductor industry, this tool package is called
process design kit (PDK), comprising design rules and model libraries
for a certain technology. The former denes constrains and criteria of
standardized physical and electrical manufacturability, whereas the latter
accurately reproduces the electrical characteristics of electron devices
using a set of mathematical equations in the circuit simulator. To assure
the simulation speed, compact modeling is preferred where expensive
math functions are often avoided. A standard transistor model library
covers various aspects of the electrical characteristics of devices. For
instance, the famous industry-standard Berkeley Short-channel IGFET
Model (BSIM) consists of drain-current model, threshold voltage model,
capacitance model, icker noise model, just to name a few [23]. With the
help of an accurate PDK, the design process can be largely facilitated.
Although PDK techniques have been widely introduced in the conven-
tional silicon industry, PDK developed for printed electronics has been
scarcely reported. For instance, the VLSI Group and Organic Electron-
ics Group of University of Minnesota have developed an open-source
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Organic PDK based on their Gel-Electrolyte-Gated Polymer Transistors
in 2011 [24], which supports the layout design and basic circuit simula-
tion. Another example is the PDK presented by the group of Nanyang
Technological University based on their fully additive printing technology
[25] with similar functionality as the aforementioned one. They have
successfully demonstrated the design and fabrication of basic digital and
analog circuits using the PDK.
In those early demonstrations of PDKs for printed electronics, one can
conclude that most works regarding the compact modeling have only
focused on the modeling of static current-voltage (I-V) characteristics.
This enables direct current (DC) analysis of circuit simulation, while other
models such as capacitance-voltage (C-V) and noise models are missing
to support e.g. transient, alternating current (AC) and noise analysis. In
the recent publication of M. Fattori, et al. in 2019 [26], capacitance and
noise models are included in the PDK to enable a comprehensive analysis
of the transimpedance amplier. However, the modeling approaches and
outcomes are still in a preliminary stage as presented in PDKs, lacking
deep understanding of the device physics and careful validation of models
with experimental data.
Indeed, the development of reliable models for printed transistors is a
challenging task due to the large variety of devices in terms of materi-
als and fabrication process. However, the everlasting evolution of com-
pact modeling in design tools is essential for the development of cir-
cuits/applications/systems in printed electronics.
Apart from the PDK development, there have also been research works
concentrating on compact modeling of printed electronics. However,
the focus of most studies has been still on I-V modeling and the static
performance of devices and circuits. On contrary, other kinds of character-
istics have received less attention, which hinders more advanced circuit
analysis.
In this context, the purpose of this thesis is to comprehensively charac-
terize the electrical behavior of printed transistors to gain a deep under-
standing of the device physics, including the capacitance and noise. Based
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on that, compact models are developed for accurate circuit simulation as
a part of the standard PDK. Also, both basic and novel printed circuits are
developed and characterized.
1.3. Structure of this thesis
The rest of the thesis into ve chapters are organized as listed below:
• Chapter 2 gives an introduction to eld-eect transistors and the
technical background of printed electronics. Also, the basic struc-
ture of printed transistors and their functionality will be extensively
evaluated.
• Chapter 3 deals with characterization and modeling of capaci-
tance in EGTs. Measurements Voltage-dependent impedance spec-
troscopy of transistors will analyzed, and the frequency response
will be modelled by the equivalent circuit method. This reveals
important information of the dynamic behavior in EGTs. Addition-
ally, a Meyer-like nonquasi-static model is established to enable
advanced circuit simulations.
• Chapter 4 presents the study on the low-frequency noise in printed
electronics. The noise generation mechanism of EGTs will be com-
prehensively explained by comparing with the existing theories
and experimental data. Figure of merit will be calculated to pro-
vide the benchmark of noise level with state-of-the-art thin-lm
technologies.
• Chapter 5 proposes various circuits based on the printed electron-
ics, including printed inverter, ring oscillator and full-wave rec-
tier. Also, the compact modeling of the transistor capacitance
is validated through the comparison between measurement and
experimental data in the circuit level.





Transistors are the basic building blocks of integrated circuits, the rapid
development of which triggers the revolution in modern electronics since
their rst invention at Bell Labs in 1947. In the history of transistors,
various types of transistors have been invented, such as bipolar junction
transistors (BJTs), junction eld-eect transistorss (JFETs) and metal-
oxide-semiconductor eld-eect transistors (MOSFETs). The last ones
have become the most dominant semiconductor devices due to a set of
advantages over the others, including the easy manufacturability, the high
gate impedance and the low leakage current.
To eectively understand the principle of MOSFETs, in this chapter, a com-
prehensive introduction on metal-oxide-semiconductor (MOS) capacitors
is rstly presented. Based on that, the device physics of MOSFETs will
be explained in detail. Then, fundamentals in printed electronics will be
focused on, including material properties and printed technologies. The




In Fig. 2.1, the cross-section view of an n-type MOS capacitor base on the p-
type substrate is illustrated as an example. For p-type MOS capacitors, the
polarization of the semiconductors is inverted. It has a sandwich structure
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Figure 2.1.: Cross-section view of a planar n-type MOS capacitor.
formed by the gate contact on the top, the body contact at the bottom
and the oxide dielectric in between. Upon the application of the bias
potential between gate and body, the operation of the MOS capacitor can
be divided into four modes, namely the at-band, accumulation, depletion
and inversion mode. Here, the corresponding energy band diagrams as
presented in Fig. 2.2 (a)-(d) are often used to help the understanding of
the working modes.
(a) Flat-band condition: The analysis starts with a special condition
called the at-band condition, as shown in Fig. 2.2(a), which is realized
by applying a certain at-band voltage + to the gate voltage + . Here,
the free electron level 0 is continuous since the electron can freely move
between the crystal eld of dierent materials. In the metal, the Fermi level
 lies inside the conduction band  , while in the p-type semiconductor,
 lies between the  and valence band + , which is closer to the +
due to the doping. In the at-band condition, the electric eld in the three
materials is zero.
(b) Accumulation condition: If a gate voltage less than the at-band
voltage is applied as depicted in Fig. 2.2(b), the energy band of the gate
metal shifts upwards. At the same time, the energy band of the semi-
conductor substrate bends upward. Due to bending, the Fermi level on
the surface of the semiconductor is more closer to the valence band than
10
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Figure 2.2.: Energy band diagram of MOS capacitor base on p-type substrate under dierent
conditions: (a) at-band, (b) accumulation, (c) depletion, (d) accumulation.
the Fermi level in the bulk, resulting in an excess of holes on the surface.
Therefore, this is referred to as surface accumulation.
(c) Depletion condition: On the contrary, if the applied gate voltage is
higher than the at-band voltage as shown in Fig. 2.2(c), the band bends
downwards. When the Fermi level on the surface of the semiconductor is
neither close to the conductance band nor the valence band, both electron
and hole charge densities are signicantly small. Now, a depletion region
has been established, and this condition is called the depletion mode.
(d) Inversion condition: Finally, when the gate voltage is increased more
positively, the energy band bends further downwards. When the Fermi
level is closer to the conduction band than the valence band, holes are
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depleted from the surface, resulting in the electron concentration at the
surface exceeding the hole concentration. At this point, the applied gate
voltage is termed as threshold voltage+Cℎ . After that, the operation of the
MOS capacitor enters the inversion region, where the p-type substrate
surface has been inverted to another polarity, not due to the doping but
the applied electric eld.
2.1.2. C-V characteristics
The capacitance-voltage (C-V) characteristics of the MOS capacitor re-
veal important information such as the doping concentration, gate oxide
thickness, at-band voltage and threshold voltage. Furthermore, the C-V
characteristics are also strongly related to the working principle of the
MOSFET and its current-voltage (I-V) characteristics.
In the C-V analysis of the MOS capacitor, the capacitance is always referred





where the & is the charge that the capacitor holds, and + is the voltage
applied to it. Since the derivative of the charge with respect to the time,
3&/3C , is the current 8 (C), one can also measure the small-signal capaci-









3E (C)/3C . (2.2)
Often, the small-signal capacitance is measured by the LCR meter. More
details about the measurement techniques will be discussed later in chapter
3.
A simplied illustration of the C-V characteristics is presented in Fig.
2.3, where the four aforementioned bias conditions are reected, namely
accumulation, at-band, depletion and inversion.
12
2.1. MOS capacitor
Figure 2.3.: C-V characteristics of the MOS capacitor.
(a) Accumulation region: In the accumulation mode when + < + ,
only the accumulation charge & is present on the surface of the sub-
strate. Therefore, the MOS capacitor behaves like a normal parallel plate
capacitor. Consequently, in C-V characteristics, one can only see the gate
oxide capacitor $- in the measurement in this region.
(b) Depletion region: When the + exceeds + and therefore the MOS
capacitor enters the depletion region, one additional depletion capacitor
% is introduced due to the creation of the depletion layer with the
thickness of,% as a function of the gate voltage. Therefore, the value









As + increases, the depletion layer expands, and % becomes smaller.
Electrically,% is in series connection with$- . Thus, the total capaci-









As shown in Fig. 2.3, its value decreases as the+ increases in the depletion
region.
(c) Inversion region: As + further increases and reaches the threshold
voltage+Cℎ , the inversion layer is formed. Now, the inversion charge&#+
is present between the substrate and oxide dielectric interface, resulting in
the inversion capacitance#+ . Electrically,#+ is in parallel connection










In the inversion region, the value of  increases aggressively due to the
presence of #+ until it approaches again the $- . However, since the
inversion capacitance is originated from the minority charge carrier, it
has a large time-scale and fails to respond to the high-frequency signal.
Therefore, at high frequencies (for silicon MOSFET it is typically above
100Hz), less  can be measured in C-V characteristics.
2.2. MOSFET
The MOSFET has a more complex three-terminal structure than the MOS
capacitor. As shown in Fig. 2.4 (a), two additional source and drain
electrodes are introduced as compared to the MOS capacitor. Upon the
application of the gate voltage, the surface state of the channel is modied
accordingly similar to the MOS capacitor. With the channel in the accu-
mulation/depletion mode, the transistor is in OFF state, while it is turned
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ON when the channel is in the inversion mode. This section explains the
working principle of the MOSFET, its current-voltage characteristics in
the on-state are studied.
2.2.1. I-V characteristics
When the bias between gate and source+( exceeds the threshold voltage
+Cℎ , an inversion layer is induced at the channel-oxide interface. Supposing
that a small drain-source bias +( is applied, the local voltage + (G) is
distributed along the channel, yielding a local channel charge density:
&#+ = −,$- (+( −+Cℎ −+ (G)), (2.6)
where, is the channel width.
As discussed in the analysis of MOS capacitor, &#+ is only present
when:
+( −+Cℎ −+ (G) > 0, (2.7)
Consequently, the local current per unit length can be calculated using
the eld-eect mobility `) and local electric eld  (G):
( = `)&#+  (G)
= −`),$- (+( −+Cℎ −+ (G)) (G). (2.8)
Noting that  (G) = −3+ (G)
3G
, the total current in the channel can be obtained












`),$- (+( −+Cℎ −+ (G))3+






Figure 2.4.: (a) Cross-section view of a planar n-type metal oxide eld-eect transistor. MOS-





`)$- ((+( −+Cℎ)+( −
1
2
+ 2( ), (2.10)
where +( is the drain-source bias and ! is the channel length. The Eq.
2.10 holds true for a small +( . This is the so-called triode region of the
MOSFET operation as shown in Fig. 2.4 (b).
When the drain-source bias +( further increases to +( − +Cℎ , the po-
tential dierence between oxide-channel interface becomes zero. It fails
to support the depletion layer at the drain side. Thus, Eq. 2.7 cannot be
satised any more. At this moment, the so-called channel "pinch-o"





`),$- (+( −+Cℎ)3+ (2.11)
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`)$- (+( −+Cℎ)2. (2.12)
Starting from the "pinch-o" point, the MOSFET is in its saturation region
as shown in Fig. 2.4 (d). To calculate the ( after this point, Eq. 2.11 can
still be used, where the length in the left side becomes shorter, !′ = !−Δ!.
Based on the rst order assumption, Δ!
!
= _+( [27]. Consequently, (






`)$- (+( −+Cℎ)2 (1 + _+( ) (2.13)
This is called the channel-length modulation, where _ is the modulation
coecient. To this end, the whole regions when the MOSFET is turned
on have been described with their I-V characteristics exemplied in Fig.
2.5.
2.2.2. C-V characteristics
In the previous section, the static I-V characteristics of the MOSFET have
been described. To understand the dynamic behavior of the MOSFET, one
needs knowledge of the transistor capacitance.
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Figure 2.6.: (a) Physical structure of capacitance components in the MOSFET. (b) Represen-
tation of lumped terminal capacitance model in schematic level.
As shown in Fig. 2.6 (a), dierent capacitance components in the MOSFET
are present at various material interfaces. Firstly, as discussed previously,
the oxide capacitance $- is present between the gate and channel. Also,
in the MOSFET device, it unavoidable to have the overlap region between
the gate and source/drain electrodes. yielding the overlap capacitance$+ .
Additionally, considering the MOSFET in an ON-state, the depletion layer
and the inversion layer are formed on the surface of the semiconductor,
corresponding to the depletion capacitance and inversion capacitance.
Since they are electrically in parallel connection as explained earlier, the
semiconductor capacitance ( is used to represent their summation.
Furthermore, since the n-type doped source and drain area creates a p-n
junction at the interface with the p-type substrate, the junction capacitance
  is formed there.
The aforementioned capacitance components can be categorized into two
groups, namely intrinsic and extrinsic capacitance. Both$- and( are
considered as the intrinsic eects since they are associated with the state
of the channel, while die others are extrinsic eects.
During the operation of the MOSFET, a non-zero +( is applied to the
device. Often, this results in a non-uniform distribution of the inversion
layer thickness on the semiconductor surface along the channel direction.
Therefore, the ( is not always constant, but a function of the channel
position, which also changes concerning the applied external bias voltage.
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From the perspective of compact modeling, a practical approach is to
treat the transistor capacitance as a lumped capacitance between termi-
nals, which are described as voltage-dependent capacitors. Each of them
contains both intrinsic and extrinsic eects. This idea is illustrated in
Fig. 2.6 (b), among which the gate-source capacitance ( and gate-drain
capacitance  are the ones of highest interest. Here, a comprehensive
investigation will be given to determine their values in dierent operation
regions of the MOSFET. For simplicity, only intrinsic components are
considered.
In principle, the terminal capacitance is the partial derivative of gate









The investigation starts by applying gate bias +( above the threshold
voltage, while source-drain bias +( is zero. In this case, the inversion
charge on the semiconductor surface is uniformly distributed along the
channel length, and the total gate capacitance is=,!$- . Therefore,
the MOSFET is now symmetric with respect to the source and drain. The
terminal capacitance ( and  shares equally the total gate capaci-
tance:




When the +( increases, in the channel, the charge density at the source
side becomes more, while it drops to at the drain side, as illustrated in
Fig. 2.4 (c). This leads to an increase of the ( and decrease of the  .
When +( equals the overdrive voltage +( −+Cℎ , there are no inversion




Figure 2.7.: Typical C-V characteristics of MOSFET as a function of drain-source voltage
+( at various gate-source voltage+( .
To determine the values of  and ( , the total gate charge needs to
be studied. It can be proved that the local gate charge per channel length
&8 (G) can be expressed as a function of channel position G [28]:





The total charge at the gate can be then obtained by integrating the
expression from channel position G = 0 to G = !:









,!$- (+( −+Cℎ). (2.18)
Then, using the denition in Eq. 2.14, one can obtain( = 23,!$- and
 = 0. Fig. 2.7 shows both terminal capacitances as a function of and
+( , when +( is changing.
2.2.3. Noise characteristics
Apart from the I-V and C-V characteristics, noise characteristics is also an
important aspect. On one hand, it is a powerful non-destructive tool to
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study surface defects, surface roughness and interface properties of the
MOSFET device. It also helps to understand the charge carrier transport
mechanism. On the other hand, it is unwanted and degrades the signal
quality, especially for analog and radio-frequency (RF) circuits. Accurate
modeling is required to correctly predict the performance of MOSFET
circuits such as signal-to-noise ratio.
Electrical noise is a statistical random process. As the value of a noise
signal changes randomly, it is impossible to predict its value in the time
domain. Therefore, a more practical way to quantify a noise signal is
to inspect its power spectral density (PSD), which gives more versatile
information in the frequency domain. For a noise voltage signal in the
time domain E (C), the PSD is dened using the Fourier transformation
as:
( (5 ) = |
∫ −∞
∞
4−2c8 5 CE (C)3C |2, (2.19)
which has the unit of + 2/I. It implies that the energy or power of a
noise signal that is normalized to 1Hz bandwidth at various frequency
points.
For MOSFET devices, there are two sources of noise, namely the thermal
noise and the icker noise. The thermal noise originates from the random
motion of charge carriers inside conductors, which is independent of the
external electric eld. For resistors, the thermal noise can be described
either by a voltage source E= or a current source 8= in series connection
with a noiseless resistor R, as depicted in Fig. 2.8. The power spectral
density, namely (+ and (8 can be calculated as:





where : is the Boltzmann constant, ) is the temperature, ' is the resis-
tance and Δ5 is the frequency bandwidth. As can be seen from Eq. 2.20
and 2.21, the thermal noise is independent of the frequency. It shows a
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Figure 2.8.: Thermal noise model in (a) voltage source and (b) current source representation.
Figure 2.9.: Noise power density of (a) thermal noise and (b) icker noise. In MOSFETs,
both types of noise co-exist, resulting a noise behavior as shown in (c).
constant at line in its PSD spectrum, as shown in Fig. 2.9 (a). For this
reason, it is also called white noise.
The icker noise has a power spectral density which is proportional to
5 −1:
( (5 ) ∝ 1
5
, (2.22)
Therefore, in the logarithmic plot of the PSD spectrum, it has a constant
slope of −1 as displayed in Fig. 2.9 (b). In most MOSFET devices, both
thermal and icker noise co-exist. At low frequency, the icker noise
often dominates, while in high frequencies the thermal noise is more
pronounced. A typical noise spectral density of MOSFET is shown in Fig.
2.9 (c).
The generation mechanism of icker noise in MOSFETs is a complex topic.
Until now, there is still an on-going discussion on its physical origin. In
principle, two kinds of theories are popular in this eld, namely carrier
number uctuation theory and mobility uctuation theory. The rst one
was rstly proposed by McWhorter [29], who claims that the uctuation
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behavior originates from the random trapping and de-trapping events of
charge carriers on the surface traps of oxide, which is a purely surface
eect. On the other hand, an opposite opinion considers the origin of
icker noise as a bulk eect. The representative one is Hooge’s model [30]
proposed based on the observation that the normalized current power
density is inversely proportional to the total number of charge carrier. A
more detailed discussion will be introduced in Chapter 5.
2.3. Printed thin-film transistor
Currently, the microelectronics market is dominated by the silicon-based
bulk technology. However, in the future generation of electronics, new
types of materials and fabrication processes are required to meet the needs
of niche applications such as Internet-of-Things (IoT), smart sensors and
wearable/implantable devices. As compared with the conventional bulk
technology, thin-lm transistors (TFTs) oer a set of attractive features
such as the possibility to realize exible electronics. Especially, the deploy-
ment of additive printing process during the fabrication of TFTs further
adds more contributes, including cost-eective manufacturing, on-demand
design, large-area and environmentally friendly processability. Therefore,
printed TFTs are considered as promising candidates to meet the new
requirements of emerging applications, which are largely complementary
to their silicon counterparts.
Thin-lm transistors are multi-layer structural electronic devices, com-
prising the dielectric layer, semiconductor layer and source/drain/gate
electrodes According to the relative position of electrodes, TFTs can be cat-
egorized into two four congurations [31], including bottom-gate/bottom-
contact, bottom-gate/top-contact, top-gate/top-contact and top-gate/bottom-
contact as shown in Fig. 2.10 from (a) to (d). Due to the better transferring
path of charge carriers, the congurations of bottom-gate/top-contact and
top-gate/bottom-contact often exhibit better performance [32].
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Figure 2.10.: Various congurations of thin-lm transistors regarding the relative position
of source, drain and gate electrode: (a) bottom-gate/bottom-contact, (b) bottom-gate/top-
contact, (c) top-gate/top-contact and (d) top-gate/bottom-contact.
2.3.1. Printing technology
In printed thin-lm technology, materials such as metals, dielectrics and
semiconductors can be directly deposited on the substrate. The deposition
process can be accomplished by various additive printing techniques using
solution-processable materials, as illustrated in Fig.2.11.
Generally, printing techniques can be classied into two groups [33]. One
is the inkjet digital printing that utilizes the nozzle to deposit solutions
on the substrate. It produces patterned thin-lm on-demand in a non-
contacting way without additional masks. Therefore, it is a convenient
technique, especially for rapid prototyping. As shown in Fig. 2.11(a), the
inkjet printing system comprises the jetting control system, the vision
system, and a motion platform. The printing nozzle heads are connected
to the ink cartridge or reservoir. The electrical pulse applied to the piezo
transducer triggers the ejection of the droplets from nozzles. Their po-
sitions relative to the substrate are observed by the vision system and
controlled by the motion system which moves the substrate. Then, well-
dened ink patterns are obtained on the substrate.
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Figure 2.11.: Illustration of various printing techniques: (a) inkjet printing, (b) screen printing
and (c) gravure printing.
Another class is non-digital printing including e.g. screen, gravure and
transfer printing, which is suitable for mass production. In screen printing
as shown in Fig. 2.11(b), a screen mask with pre-dened patterns are
required. Using the squeegee, ink materials are squeezed through the
mask, resulting in patterned large-area thin-lm on the substrate surface.
In gravure printing as shown in Fig. 2.11 (c), ink materials are contained in
the gravure cylinder with pre-patterned cavities, while excess ink materials
are removed by a doctor blade. Then, ink patterns are transferred onto
the substrate through the rolling of the gravure cylinder.
Each printing technique features dierent printing resolutions and print-
ing speed, while their requirements for the solution viscosity also diers.
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The specications of various printing techniques are summarized [31, 34]
in Tab. 2.1.
Table 2.1.: Specication of various printing techniques
Technique Resolution Printing speed Film thickness Viscosity(`m) (m/min) (`m) (mPa s)
Inkjet 30 − 50 1 − 100 0.3 − 20 1 − 40
Screen 50 − 100 10 − 100 3 − 100 500 − 5000
Gravure 20 − 75 20 − 1000 0.1 − 5 2 − 200
2.3.2. Metal oxide semiconductors
In printed thin-lm technology, a wide variety of materials can be chosen
for the fabrication of semiconductor, dielectric and electrode materials.
Among them, the semiconductor materials are the most important one
which determine the performance of the transistors. Potential printable
semiconductors can be organic, inorganic metal oxide and 1-D/2-D mate-
rials. As introduced in chapter 1.1.1, organic semiconductors have been
the leading force in the eld of printable semiconductors, which feature
low-temperature processability and good compatibility with exible sub-
strates. However, they suer from low intrinsic mobility which limits the
device performance and applications. As predicted by the OE-A roadmap
[35], the upper limit of mobility of organic semiconductors in commer-
cially available quantities lays merely around 10 cm2 V−1 s−1, while the
further development to achieve higher mobility (>10 cm2 V−1 s−1), compa-
rable with silicon-based semiconductor, needs to rely on inorganic and
nanomaterials.
Alternatively, metal oxide semiconductors have been considered as promis-
ing materials due to their superior charge carrier mobility. Examples are
crystalline oxide semiconductors such as CuO, Cu2O, ZnO and In2O3, and
amorphous oxide semiconductors such as ZTO, IZO and IGZO. Oxygen
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vacancies and metal interstitials in metal oxides cause their semiconduct-
ing n-type and p-type behavior, respectively. In the energy band structure,
the overlap of oxygen 2p and metal ns orbitals forms a localized valence
band and a high dispersive valence band. Consequently, electrons have a
low eective mass as compared with holes, leading to a high charge carrier
mobility in n-type oxides than in p-type. I.e., in metal oxide semiconduc-
tor transistors, the p-type devices are still much inferior in performance
in comparison to their n-type counterparts, which hinders the develop-
ment of complementary metal-oxide-semiconductor (CMOS) logic. In Tab.
2.2, key electrical properties of printed TFTs with various metal oxide
semiconductors are listed based on the literature research.
Table 2.2.:Key electrical properties of printed TFTs with various metal oxide semiconductors
Semiconductor Printing Mobility >=/> 5 5 +Cℎ Ref.
techniques (cm2 V−1 s−1) (V)
IGZO Inkjet 10.2 2 × 108 2 [36]
IZO Inkjet 8 1 × 105 2 [37]
Zn2GeO4 Transfer 25 2.5 × 103 1 [38]
In2O3 Inkjet 13.7 3.5 × 106 −4 [39]
ZnO Gravure 90 1 × 105 0.25 [40]
Zn3As2 Transfer 305 1 × 105 −16 [41]
WSe2 Inkjet 1 3 × 105 0 [42]
Traditional fabrication methods of metal oxide semiconductors include
atomic layer deposition and sputtering, which require a vacuum pro-
cess. Alternatively, solution-processable precursors have also been widely
investigated, which are suitable for printed electronics. However, they
often require a high annealing temperature between 300 ◦C and 400 ◦C to
achieve the complete conversion from precursors to stable metal-oxide-
metal bonds. This signicantly restricts the usage of exible substrates that
barely withstand high temperature over 300 ◦C [43, 44]. Recently, eorts
have been made to allow the low-temperature process of the metal oxide
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thin-lm. Alternative strategies are the usage of aqueous solution[45],
combustion chemistry [46] and photo-activation annealing [47].
2.3.3. Electrolyte-gating approach
In MOSFETs or TFTs, the gate is separated from the channel by the in-
sulation layer, where dielectric materials are often used. As discussed in
section 2.2, the unit gate capacitance $- per unit area generated by the
dielectrics layer is an essential parameter for the functionality of MOSFET.
From Eq. 2.13, one can deduce that the current driving ability scales lin-
early with the value of$- . I.e., with a higher$- , sucient source-drain
current can already be induced by the low bias voltage, which is important
to realize the low-voltage operation of devices.






where n! is the relative dielectric constant of the dielectric material
and C$- is the layer thickness. To increase $- , one can either increase
nA by utilizing so-call "high-k" dielectrics or reduces the eective thick-
ness of the resulting layer. However, both approaches are dicult in
the domain of printed electronics, since stable and solution-processable
"high-k" dielectrics are rare, and the printing process limits the thickness
of printed materials (normally between several hundreds of nm). Until
now, TFTs with both dielectric and semiconductor materials printed are
often operated at high voltages (> 10V) [48, 49, 50]. This largely hinders
the realization of printed low-voltage devices to satisfy the requirements
of potential applications in e.g. IoT and wearable devices, where batteries
that can supply high voltages are often not available.
Alternatively, solid electrolytes can be utilized to replace conventional
dielectric materials. The so-called electrolyte-gating approach is espe-
cially benecial for the development of printed electronics from various
aspects.
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Figure 2.12.: Schematics of charge mechanism of (a) dielectric-gating and (b) electrolyte-
gating approach.
Figure 2.13.: Basic equivalent circuit model of electric double layers consisting of two double
layer capacitance!,1 and!,2, and the '*! representing the ionic resistance of
the bulk electrolyte.
The primary motivation to deploy electrolytes as gating materials is the
large gate capacitance produced by electric double layers (EDLs), eec-
tively inducing a strong electric eld at the channel surface already at low
voltage. The advantage of electrolyte-gating can be seen by comparing
with the distribution of electric eld in conventional dielectric-gating.
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As illustrated in Fig. 2.12(a), in conventional dielectric-gating, upon the
application of the gate voltage + , the potential drops across the bulk
of the dielectric layer, and a constant electric eld is generated. In the
electrolyte-gating system as shown in Fig. 2.12(b), as the positive gate
voltage is applied, anions are attracted to the gate-electrolyte interface,
while cations are repelled to the electrolyte-channel interface causing
the charge carrier accumulation on the semiconductor surface. At the
steady-state, almost all of the applied potential is dropped across those
two interfaces, whereas the potential drop across the electrolyte bulk is
small. Consequently, so-called EDLs are formed at the interfaces that
possess a high electric eld.
Furthermore, the electric double layer capacitor ! can be considered
as two parallel plate capacitors in series connection. In Fig. 2.13, the basic
equivalent circuit model of EDLs is presented, where!,1 and!,2 are
the two EDLs at each interface and '*! represents the ionic resistance
of the bulk electrolyte. Since !,1 and !,2 are in series connection,









In each capacitor, the thickness between two plates is in the nanometer






the double layer capacitance can easily exceed 1 µF cm−2 by assuming
_ = 1 nm and nA = 10, which is at least one order of magnitude higher
than the value that is attainable in conventional dielectric systems. More
importantly, the high capacitance value is independent of the thickness of
the resulting electrolyte layer. In Tab. 2.3, a comparison of the attainable
unity capacitance and layer thickness is given between the dielectric and
electrolyte materials used as gate insulators.
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Table 2.3.:Comparison of the areal capacitance and layer thickness between the dielectric
and electrolyte materials
Material Areal capacitance Layer thickness Ref.
(µF cm−2) (nm)
Dielectric
TiO2 0.373 97 [51]
Al2O3 0.7 6.5 [52]
Ta2O5 0.136 160 [53]
Electrolyte
PEO/LiCLO4 5 400 [54]
Ionic Liquid 6 5·104 [55]
Ionic Gel 12 2·103 [56]
Additionally, electrolyte-gating possesses more advantages. For example,
many solid electrolytes are inherently printable [57, 58]. Also, it helps to
realize unique material stacks to achieve new device architecture, such
as the in-plane devices [59, 60]. In particular cases, electrolytes are con-
formable and can wet porous and rough structures eectively, which are
the surface property often possessed by printed materials [61]. All those
features make this technique a viable approach to fabricate printed TFT
devices, which is suitable for low-voltage operation.
2.4. EGT technology
In this thesis, the key device under study is the electrolyte-gated eld-eect
transistors (EGT) incorporating indium oxide semiconductors. It utilizes
precursor-derived inorganic semiconducting material which assures a
high eective charge carrier mobility. Also, the deployment of electrolytes
as the gate insulator provides a high gate capacitance to induce sucient
drain-source current already at low voltages. As a result, the advantages
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Figure 2.14.: Material stack of EGT.
of high performance and low-voltage operation are combined in inkjet-
printed transistors. Here, the technical background of EGT is explained,
including its fabrication process and the I-V modeling approach.
2.4.1. Fabrication
Fig. 2.14 illustrates the material stack of EGT. To fabricate the device, pas-
sive patterns for source, drain and gate electrodes are structured on ITO
sputtered glass using e-beam lithography. Then, the precursor In(NO3)3 ·×
H2O ink is inkjet-printed between source and drain electrode. Through
a subsequent annealing process at 400 ◦C, the In2O3 channel is formed.
Next, the lithium-ion based composite solid polymer electrolyte (CSPE)
is prepared by mixing two solutions: 0.05 g of LiCLO4 dissolved in 0.45 g
propylene carbonate (PC), and 0.213 g of Polyvinyl alcohol (PVA) dissolved
in 4.29 g of dimethyl sulfoxide (DMSO). The mixture solution is printed
on top of the channel, fully covering the channel region and partially
overlapping with source and drain electrodes. Until now, the EGT with
in-plane architecture has been realized if CSPE also connects with the
gate electrode. To fabricate the top-gate architecture, the additional con-
ductive polymer poly(3,4-ethylenedioxythiophene) polystyrene sulfonate





To enable the circuit simulation, the static I-V characteristics of EGTs have
to be modelled. Here, the extended Enz–Krummenacher–Vittoz (EKV)
model has been used [62, 63]. The drain-source current equation is dened
as below:
( = 0 · (;=(53 + 4
E?−EB
2 )W − ;=(53 + 4
E?−E3







( · qC · ;=(10)
, (2.28)
where = is the slope factor and ( is the sub-threshold slope; E? , EB and E3
represent channel, source and drain voltage normalized by the thermal

















with : as the Boltzmann constant, ) the temperature, @ the elementary
charge and +Cℎ the threshold voltage; 51−4 are tting parameters which
tune the modelled I-V characteristics in dierent regions.
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3.1. Background
As an emerging technology, printed electronics nds its niche applications
due to its unique features such as on-demand fabrication and realization of
exible electronics. Especially, to realize low-voltage operation (<1V), the
electrolyte-gating approach has received increasing interest in the eld of
printed electronics. As already explained in section 2.3.3, this feature is
enabled by the large gate capacitance provided by electric double layers.
To facilitate the development of sophisticated circuits in a large scale
using printed electrolyte-gated transistors, a proper PDK dedicated to
the printed electronics is required. As mentioned in section 1.2, compact
capacitance modeling is the essential part in PDKs. In this chapter, the EGT
capacitance is systematically characterized. Then, a study is performed,
how the intrinsic capacitance aects the dynamic performance of EGT
devices and circuit. Finally, a simulation program with integrated circuit
emphasis (SPICE)-compatible Meyer-like model is developed based on
experimental data of capacitance-voltage characteristics, which can enable
accurate transient and AC circuit simulations.
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3.2. Characterizationmethod
3.2.1. Impedance Spectroscopy
Impedance spectroscopy is a powerful tool to characterize various electro-
chemical systems, such as batteries, fuel cells and electric double layers
[64]. It is performed by applying sinusoidal AC voltage signal to the device
under test (DUT), which is can be expressed by:
+ (C) = |+0 |4 92c 5 C , (3.1)
where |+0 | is the signal amplitude and 5 is the signal frequency. In most
cases, the applied AC signal has a small amplitude that produces a linear
response. Then, based on the assumption of a linear system, the current
response  (C) can be measured upon the application of+ (C) and expressed
as a complex quantity:
 (C) = |0 |4 9 (2c 5 C+i) , (3.2)
where i is the phase shift between + (C) and  (C).




|+0 |4 92c 5 C
|0 |4 9 (2c 5 C+i)
= |/ |4−9i , (3.3)
where |/ | is the magnitude and i is the phase. Furthermore, as a complex
number, |/ | can be also expressed as:
/ = ' + 9-, (3.4)
where ' = |/ | cos(−i) is the real part and - = |/ | sin(−i) is the imagi-
nary part of the impedance.
One eective way to examine the impedance is the Nyquist plot [64], where
the real part as the x-axis is plotted against the imaginary part as the y-axis
in Cartesian coordinates. There, the frequency information is implicit.
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Figure 3.1.: (a) Complex network comprising resistor and capacitor. (b) Nyquist plot of the
impedance of the complex R-C network in (a). (c) and (d) Bode plot including the magnitude
and phase of the frequency response of the complex R-C network.
Practically, the y-axis is often plotted as the negative imaginary part,
since many electrochemical systems show a capacitive behavior. From the
Nyquist plot, one can easily examine the types of DUTs. For instance, for
resistor devices, the phase information i = 0, and the magnitude equals
their resistance value:
/' = '. (3.5)
In case DUTs are ideal loss-less capacitors or inductors, their impedance






/! = 92c 5 !. (3.7)
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For more complex networks comprising basic electronic components (R,
L and C), they can produce certain impedance patterns in the Nyquist
plot, which are the basics of the equivalent circuit model. As an example,
in Fig. 3.1(a), the resistor-capacitor (R-C) network is considered, which
consists of the resistor '1 and  in parallel connection and the resistor '2
in series connection. In the quasi-static state, where 5 ≈ 0, capacitor 
produces a innitely large impedance. Therefore, it can be treated as an
open-circuit, and the total impedance of the network is / = '1 +'2. When
the frequency is suciently high, capacitor  behaves like a short-circuit,
and the network impedance becomes / = '2. In the transition between
these two extremes, the total impedance forms a semi-circle above the
real part axis, the diameter of which is determined by the value of '1. The
overall impedance response is shown in Fig. 3.1(b).
Another practical method to examine the impedance is the Bode plot.
There, the magnitude and phase values are plotted against the frequency
respectively, so that the frequency response is presented clearly. The Bode
plots of the example circuit are shown in Fig. 3.1(c) and (d). Both plots are
used in this chapter to illustrate the complex impedance of the DUT.
3.2.2. Measurement Setup
Following the previous discussion, proper impedance measurement meth-
ods are required for the capacitance characterization. Various techniques
have been developed [65], including auto-balancing bridge method, radio-
frequency current-voltage (RF-IV) method and network analysis method.
In Tab. 3.1, their specications on the impedance and frequency ranges
are compared. As can be seen, the auto-balancing bridge method provides
the widest impedance and frequency range. As the low-frequency mea-
surement below 1 kHz is required in this work, the auto-balancing bridge
method is preferred for the study.
Fig. 3.2 shows the circuit schematic of the auto-balancing bridge method.
To perform accurate impedance measurements, the oscillation voltage
+>B2 is applied on the DUT through the high current (2 ) terminal, while
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Table 3.1.: Specication of various impedance measurement techniques
Measurement technique Frequency range Impedance range
Auto-balancing bridge 20Hz-110MHz 1mΩ-100MΩ
RF-IV 1MHz-3GHz 0.2Ω-20 kΩ
Network analysis >300 kHz ≈ /0*
*/0 is the characteristic impedance of the measurement instrument.
Figure 3.2.: Circuit schematic of the auto-balancing bridge method for low frequency
impedance measurement.
the applied voltage is measured by a voltmeter at the high potential (? )
terminal. The resulting current ows through the DUT to the low current
(!2 ) terminal. The current signal is measured through the shunt resistors
'A and measured by the voltmeter. At the !2 terminal, if potential exists, an
additional current will be generated through the stray capacitance between
the terminal and ground. Therefore, it is necessary to create virtual null
potential at the !2 terminal. This is accomplished by introducing the low
potential (!? ) terminal, which is connected to the !2 terminal in a feedback
loop through the null amplier consisting of an input amplier, high-gain
amplier and output amplier. Eventually, the so-call "four-terminal pair"
conguration is used to assure a high accuracy and minimal error factor
in the measurement path.
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3.3. Dynamic performance
Despite the recent progress in modeling the static behavior of EGTs [62,
66, 67], the understanding of their dynamic performance has received
less attention. Therefore, the study of intrinsic capacitance is essential,
which inuences the dynamic performance of EGTs signicantly. As
an approximation for the basic analysis, test structures such as metal-
electrolyte-metal or metal-electrolyte-semiconductor have been often
used to investigate the charging behavior of EDLs [68, 61, 69, 70], similar
to the MOS analysis for MOSFETs. However, such approaches fail to
reproduce the impact of the overall capacitance on the dynamic perfor-
mance of real transistor devices, due to the dierence in device dimensions,
material stacks, and fabrication processes. Furthermore, the strong bias-
dependency of EDL capacitance is often neglected, which has a signicant
inuence on the AC characteristics of EGTs in circuits.
In this regard, a direct in-depth experimental analysis of EGT capacitance
is required. Proper test structures are necessary to dierentiate the in-
trinsic and extrinsic eects of transistor capacitance. Using impedance
spectroscopy, the bias-dependent frequency response of the gate capac-
itance is characterized. Based on the equivalent circuit and parameter
extraction, frequency characteristics are accurately modelled. Conse-
quently, important information about the impact of intrinsic capacitance
on the device dynamic behavior is revealed, which also sheds light on the
material optimization to improve the performance of EGTs.
3.3.1. Experiment configuration
In this study, two types of the EGT architecture are of interest, namely
the in-plane and top-gate structures. The rst one, often also called the
displaced-gate conguration, is a unique type that can be realized by the
electrolyte-gating technology. The three-dimensional electric eld within
the CSPE allows the position of the gate electrode at the same plane as the
source and drain electrodes. To realize the top-gate architecture based on
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the in-plane one, the additional PEDOT:PSS is printed on top of the elec-
trolyte, that vertically covers the channel region. In this way, a stronger
electric eld is induced by the top-gate as compared to the in-plane gate
counterpart, enhancing the DC performance. Since the ions need to mi-
grate less distance within the electrolyte, the top-gate architecture is also
predicted to possess a superior AC performance. However, the in-plane
gate architecture is sometimes advantageous since less printing steps are
involved.
During the printing process, overlap areas can occur e.g. between the
source and drain electrodes and electrolyte. Since the ITO electrodes be-
haves as metals, electric double layers are also formed there. This resulting
capacitance is an unwanted extrinsic eect, often referred to as the overlap
capacitance. In inkjet technologies, the printing resolution is typically low.
This leads to signicant overlap capacitance, even comparable with the
intrinsic capacitance from the EDLs at the channel/electrolyte interface.
Therefore, the overlap capacitance needs to be treated carefully during
the capacitance characterization of EGTs.
To this end, so-called de-embedding devices are prepared in the experi-
ment for both architectures, where the printing of the channel material is
skipped, while the remaining fabrication parameters and dimensions are
kept the same as in normal EGTs. This enables the independent character-
ization of the overlap capacitance. Furthermore, the comparison between
the normal EGTs and de-embedding devices allows a clear observation
of the intrinsic eect from the channel capacitance. In Fig. 3.3, material
stacks and 3-D top view schemes of both architectures are presented with
the illustration of their de-embedding devices without channel. Channel
width, and length ! of all devices are 200 µm and 50 µm, respectively,
while overlap width C on the source and drain electrodes is 50 µm.
In EGTs, one of the EDL capacitors, namely/ , is at the gate/electrolyte
interface, while the another, / , is at the electrolyte/semiconductor
interface. Notably, a large/ is necessary to produce a small impedance.
Consequently,/ is charged more eectively. To realize this, in the test
structure of in-plane devices, the contact area between the gate electrode
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Figure 3.3.: Material stacks and 3-D top view schemes of (a) in-plane and (b) top-gate
architectures. ! and, are the device channel length and width, while t is the width of the
overlap region between source/drain electrodes and electrolyte. For each architecture, their
de-embedding test structure without channel materials are also fabricated. Reprint with
permission from [71] ©2019 IEEE.
and electrolyte is designed as an area 10 times larger than that between
electrolyte and channel, as shown in Fig. 3.3(a). For top-gate architecture,
it is observed that top-gate material PEDOT:PSS penetrates the electrolyte,
creating a 3-D contact there. Consequently, large/ is produced without
the design of the large top-gate area.
3.3.2. Static I-V characteristics
Prior to the capacitance measurements on the aforementioned test struc-
tures, the static I-V characterization is performed to correlate the AC and
DC behaviors of EGTs. The Agilent 4156C semiconductor parameter ana-
lyzer is used to apply terminal bias voltages on the DUTs through Cascade
EPS150 probe station. As revealed by related studies, the electrolyte is
sensitive to the environmental humidity [72]. Therefore, experiments are
conducted under a controlled environment with a relative humidity of
around 50 % and room temperature of 298 K.
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Figure 3.4.: Comparison of the typical steady state I-V characteristics of EGTs with top-gate
and in-plane architecture: (a) transfer curves and (b) output curves. Reprint with permission
from [71] ©2019 IEEE.
Fig. 3.4 shows the dierence of the static I-V characteristics of EGTs with
top-gate and in-plane architectures. One can note that the drain current
of the top-gate device is nearly two times higher than that of the in-plane
device. Also, the extracted threshold voltage +Cℎ of the top-gate device
is 0.07V, signicantly lower than the extracted in-plane device at 0.26V.
This dierence in I-V characteristics can be already attributed to the
higher gate electric eld in top-gate devices, resulting in a strong charge
accumulation and reduced channel resistance, as discussed in [73].
3.3.3. Capacitance characteristics
The intrinsic capacitance of EGTs is characterized using the auto-balancing
bridge method as discussed earlier. The environmental parameters are
controlled similarly as in the I-V characteristics. To characterize the gate
capacitance  , source and drain terminals are short-circuited. Then,
the bias voltage + ranging from −0.3V to 0.9V is applied at the gate
terminal, which is superimposed by a sinusoidal signal +>B2 . During
experiments, the amplitude of+>B2 is set to a small value of 20mV to satisfy
the condition of the linear response. For top-gate devices, the frequency of
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Figure 3.5.: Measured and modelled gate impedance / in Nyquist plots at gate voltage
+ of 0.45V and 0.9V. (a) and (b) are data of the in-plane EGT, while (c) and (d) are of the
top-gate EGT. Using the auxiliary line, a gate resistance ' ≈ 50 kΩ at the bias voltage of
0.45V in the equivalent circuit can already be graphically determined in (c). Reprint with
permission from [71] ©2019 IEEE.
+>B2 is swept from 20Hz to 1 kHz using Keysight LCR Meter 4980A. Since
in-plane devices are generally slower, the frequency is adjusted to from
2Hz to 1 kHz, and the characterization of those devices are accomplished
by Biologic SP150 Potentiostat.
Fig. 3.5(a)-(d) show measured gate impedance / of two device architec-
tures at gate voltage + of 0.45V and 0.9V, respectively. Although the
impedance spectra dier between device architectures and gate voltages
in values, a general form can be observed in the Nyquist plot, which can
be divided into three regions. At low frequencies, a tilted line represents
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Figure 3.6.: The printed top-gate material can be assumed as a long, cuboid structure with
the cross section area  of 50 µm × 50 nm, and the length ; of 400 µm.
the frequency response of EDL capacitance. As the gate voltage changes,
the position of the tilted line is also changing, indicating the voltage de-
pendency of the EDL capacitance. Then, at the intermediate frequency,
gradually, the measured impedance spectra form a part of a circle. Here,
because ions within electrolytes fail to follow the applied oscillation signal
at the gate, the eect of ionic conductivity starts to dominate. Finally,
at suciently high frequency, the impedance spectra approach the real
axis, as illustrated in Fig. 3.5(c) with the help of extrapolation of the cir-
cle. The resulting value on the real-axis is attributed to the eect of gate
resistance.
For EGTs with the top-gate architecture, low conductive material PE-
DOT:PSS is employed as the top-gate material. Therefore, the value of the
gate resistance is signicant. It can be roughly estimated by considering
the top-gate as a long, cuboid structure as shown in Fig. 3.6 with the
cross-section area  of 50 µm × 50 nm, and the length ; of 400 µm. By
using the specic resistivity f of 30 S cm−1, which is commonly obtained






Then, the top-gate resistance ') value of 53 kΩ can be estimated, which
is consistent with the graphical readout in Fig. 3.5(c).
Based on the discussion of the general form of measured impedance spec-
tra, an equivalent circuit model can now be built to accurately reproduce
the overall frequency response at various gate voltage.
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Figure 3.7.: Schematics of (a) overall equivalent circuit model for in-plane and top-gate EGTs
in the accumulation region, and (b) adapted model for the parameter extraction. Both
models can be divided into three parts, corresponding to the (A) electrolyte-gate interface,
(B) electrolyte bulk and (C) electrolyte-channel interface including the overlap regions on
the source/drain electrodes. Reprint with permission from [71] ©2019 IEEE.
3.3.4. Equivalent circuit models
The equivalent circuit models have been widely used to characterize
electrochemical systems such as EDLs. Opposed to simple sandwiched
structures [74, 75], EGTs contains more intrinsic components that need to
be captured by the equivalent circuit model.
The analysis begins with the channel/electrolyte interface at accumula-
tion region, where one of the EDL capacitors / occurs. The resulting
impedance is designated as // . Following the transmission line ap-








where 5 is the frequency and ' is the channel resistance. In the above
threshold region, '/12 has the impedance value in hundred Ω range,
which is considerably lower than the contribution of / in Eq. 3.9.







In the depletion region, / is zero since the EDL capacitance is not
established, and ' is also zero short-circuited by the external connec-
tion.
Next, the counter EDL capacitor is formed at the gate electrode side of the
EGTs, named here as / . Considering the nite resistance of the gate
material, the top-gate resistance') is connected with/ in series. Also,
the two double-layer capacitors, namely / and / , are electrically
connected to the electrolyte bulk resistance '! , representing the mobility
of ions in the electrolyte. Additionally, the geometric capacitance $ is
located between the gate and the short-circuited source/drain terminal,
accounting for the dielectric bulk eect due to the permittivity of the
electrolyte.
Furthermore, apart from the channel region, EDL capacitor also arise due
to overlap regions between the electrolyte and source/drain electrodes,
namely /( // , . Electrically, they are in parallel connection to the
channel capacitance / . Finally, the overall equivalent circuit model
has been developed for EGTs as presented in Fig. 3.7(a), applicable for
both in-plane and top-gate architectures as well as their de-embedding
structures.
It is laborious to analytically determine the values of all components in the
equivalent circuit model due to the complex electric eld and structures
within EGTs. However, they can be extracted by parameter tting using
experimental data as obtained in Fig. 3.5.
Before that, the model in Fig. 3.7(a) can be further adapted to reduce the
number of components. First, as explained before,/ is suciently large
in both architectures to produce negligible impedance . Therefore, /
can be eliminated from the circuit. Second, / , /( and / can be
treated as a single component, (−− , due to their parallel connection.
As shown in Fig. 3.5(a)-(b), the eect of (−− generates the titled line
in the low frequency regime. However, it deviates from the behavior of an
ideal capacitor that produces straight lines perpendicular to the real axis.
This indicates the frequency dispersion behavior that can be attributed
to the surface roughness and adsorption eects [61, 77, 78, 79]. For this
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reason, it is appropriate to model the(−− as a constant phase element





where &(−− represents the frequency-dependent capacitance with
the unit of F · sU%−1, U% ≤ 1 is the non-ideal factor of CPE. When
U% = 1, the CPE element describes an ideal capacitor. In the following
analysis, the value & is used to present the charge capacity. Third, an
additional BCA0~ is placed in parallel to the whole equivalent circuit to
account for the stray capacitance from the cabling and instrumentation.
It has a constant value in the range of 10−10F that is obtained by the
open circuit measurement. Finally, the Fig. 3.7(b) shows the adapted
equivalent circuit with a reduced number of components. To demonstrate
the physical interpretation, the adapted equivalent circuit can be divided
into three parts, namely the electrolyte-gate interface (A), electrolyte bulk
(B), and electrolyte-channel/source/drain interface (C).
3.3.5. Parameter extraction
The extraction of parameters in the adapted equivalent circuit in Fig.
3.7(b) is essentially an optimization problem of the multi-variable function.
Additionally, all parameters have constrained boundaries, e.g. they need
to be positive and U% > 1. Therefore, an extraction routine is developed
based on interior point method. The Broyden–Fletcher–Goldfarb– Shanno
(BFGS) approximation [80] is chosen to determine the Hessian, while
gradients are evaluated using forward nite dierences. To achieve the






Re(n=)2 + Im(n=)2 (3.12)
with n= = /̂,= −/,= , where /̂,= and /,= are the =th measured and
simulated impedance value. # is the total number of frequency points at
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each gate voltage + . Measurement data are grouped by the individual
EGT device. In each group, % = 7 curves are measured at various + .
To design an eective parameter extraction routine, two factors are con-
sidered: the algorithm is highly sensitive to the initial conditions; physical
parameters in Fig. 3.7 either are constant or change continuously with
the increase of the + . To this end, a "warm-start" strategy has been
implemented. For the impedance spectrum with index variable % = 1
that is measured at the lowest + , the extraction is performed using
the following initial points based on the rough estimation of physical
quantities, which can be expressed in the vector:
®0 = [',0 = 1:Ω, '!,0 = 1:Ω, &!,0 = 1=, U%,0 = 1,64>,0 = 1= ] .(3.13)
The extraction ends when the step tolerance is less than 10−6. After the
rst extracted result is obtained, it is used as the initial points for the
next impedance spectrum with index variable % = 2. The same process is
repeated until the last spectrum % = 7 in the group. To assure an equal
quality, the extraction routine runs backwards from % = 7 to % = 1. Finally,
the parameter extraction routine can be visualized in Fig. 3.8.
The parameter extraction routine is applied to the measurement data of
both in-plane and top-gate architectures, and the extraction results are
listed in Tab. 3.2. Also, through the comparison between normal and de-
embedding devices, it is possible to observe the pure channel capacitance
based on the subtraction:
&/ = &(−− − (/( +/ ), (3.14)
which has values only in the accumulation region. Using the &/ data
from Tab. 3.2 and the channel area  = , × ! = 200 µm × 50 µm, the
specic capacitance per unit area ranging from 23 µF cm−2 to 48 µF cm−2
can be obtained from top-gate EGT. This high value can be attributed to
the rough and perhaps slightly porous surface possessed by the printed
precursor-derived In2O3, which eectively increases the interface areas
accessed by electrolyte and, therefore, the capacitance value.
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Figure 3.8.: Flow chart of the parameter extraction with the "warm-up" strategy.
The voltage dependency of &(−− as shown in the Tab. 3.2 has also
been frequently observed, which is related to the size, shape and chemical
structure of electrolyte ions and electrode materials [70, 81]. Also, the
extracted values of&/ in the top-gate EGT are nearly two times that in
in-plane ones. This ratio well corresponds to the ratio of the drain-source

















where `) is the charge carrier mobility, and / is represented by
&/ here. Furthermore, the ideal factor U% is improved through




Table 3.2.: Parameter extraction results
In-plane EGT
+ ' + '! $ &(−− &/ (/( +/ )a U%
(+ ) ("Ω) (? ) (= · BU%−1) (= · BU%−1)
−0.30 16.9 26 1.86 − (1.76) 0.85
−0.15 17.5 36 2.11 − (2.23) 0.84
−0.00 17.3 49 2.40 − (2.53) 0.83
0.45 17.1 44 3.87 1.10 (2.77) 0.79
0.60 17.6 52 4.27 1.35 (2.92) 0.78
0.75 17.4 19 4.95 1.94 (3.01) 0.76
0.90 17.6 44 5.32 2.30 (3.02) 0.74
Top-gate EGT
+ ' '! $ &(−− &/ (/( +/ )a U%
(+ ) (:Ω) (:Ω) (= ) (= · BU%−1) (= · BU%−1)
−0.30 59.7 178.9 0.43 5.20 − (4.49) 0.75
−0.15 63.2 188.6 0.44 4.52 − (4.52) 0.78
0.00 54.3 191.2 0.47 4.72 − (4.80) 0.79
0.45 53.8 200.1 1.12 7.84 2.31 (5.53) 0.88
0.60 55.2 196.6 1.21 8.82 3.01 (5.81) 0.89
0.75 55.2 193.6 1.26 9.90 3.85 (6.05) 0.90
0.90 54.1 194.2 1.28 11.1 4.80 (6.30) 0.88
a &/ = &(−−−(/( +/ ) has values only in the accumulation
region.
Reprint with permission from [71] ©2019 IEEE.
The extracted value of the geometric capacitance $ is only tens of pF
for in-plane EGTs, while it is signicantly increased in top-gate architec-
ture. This is due to the deployment of the top-gate material, which builds
eectively a parallel plate capacitor and enhances the bulk eect.
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Due to the small contribution of$ in the in-plane EGT, it is hard for the
parameter extraction routine to dierentiate the ' and '! . Therefore,
' + '! is presented as a single parameter, which is a constant value
about ∼ 17MΩ. Since the electrolyte is directly connected to the gate
electrode, ' has only a small contribution. For top-gate EGTs, the '
can be extracted independently and has a mean value of 56 kΩ, which
is due to the deployment of low conductive PEDOT:PSS as the top-gate
material. Moreover, due to the shortened path from the gate to channel,
the value of '! is largely reduced to ∼ 200 kΩ.
Conclusively, the deployment of the top-gate architecture brings benets
to the device performance from various aspects: it largely reduces the
resistive bulk eect of the electrolyte, leading to a stronger electric eld
from the gate to channel; The channel capacitance is almost doubled in
comparison with the in-plane architecture, resulting in a stronger charge
accumulation; The charging process of the channel capacitance is more
eective, as indicated by the ideal factor in the CPE element.
As shown in Fig. 3.5, the proposed equivalent circuit model accurately
reproduces the measured impedance. Also, an accurate t of the frequency
response is provided as shown in Fig. 3.9, where the dynamic performance
of EGTs can be further analyzed.
3.3.6. Frequency response
The measured and modelled frequency characteristics of gate capacitance
 = 1/(2c 5 <(/ )) and loss  = '4 (1// ) are shown in Fig. 3.9. Using
the parameter extraction routine proposed before, a satisfactory agreement
between the measurement and model is achieved.
Also, the frequency response reveals important information about the
dynamic performance. In both architectures, the gate capacitance 
decreases monotonically with increased frequency. This is due to the
reduced number of ions that cannot follow the high frequency signal to
eectively form the EDLs. On the other hand, the loss-frequency plot can
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Figure 3.9.: Measured and modelled frequency response of gate capacitance  =
1/(2c 5 < (I)) and loss /l ,  = '4 (1// ) , of EGTs with in-plane and top-gate archi-
tecture. Reprint with permission from [71] ©2019 IEEE.
reach a maximum for the top-gate EGT operating in the accumulation.
This indicates the maximum speed of EGT’s operation, which is often
referred to as the electrolyte cut-o frequency 5 [82]. For example,
at the gate voltage of 0.9V, the 5 reaches 91.7Hz, consistent with the
measurement result of fabricated ring oscillator in related work [83].
On the contrary, for the loss characteristics of in-plane EGT, the peak
is not clearly shown within the frequency range of the measurement.
This indicates the cut-o frequency 5 smaller than 2Hz, which is nearly
two orders of magnitude lower than top-gate devices. As discussed, the
superior dynamic performance of top-gate EGT is due to the largely
reduced electrolyte bulk resistance.
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Figure 3.10.: Simulation of the electrolyte cuto frequency 5 as a function of top-gate
resistance ') and electrolyte resistance '! evaluated by the frequency characteristics of
the loss/l , = '4 (1// ) . The calculation of the transition frequency 5) is described in
the text. Reprint with permission from [71] ©2019 IEEE.
To this end, simulation results are generated in MATLAB to show quanti-
tatively, how the electrolyte cut-o frequency 5 can be increased. Here,
the equivalent circuit model developed in Fig. 2.13 is used. To simplify
the analysis, extraction results in Tab. 3.2 of the top-gate EGT at 0.9V are
utilized. Based on the equivalent circuit, Fig. 3.10 presents the simulated
electrolyte cut-o frequency as a function of top-gate resistance ') and
electrolyte resistance '! evaluated by the frequency at the peak loss
/l . As can be seen, upon the removal of the overlap capacitance, the 5
can be increased to 226Hz. Additionally, reductions in ') and '! can
signicantly improve the 5 . Through the reduction of the '! by two
orders of magnitude unilaterally, the cut-o frequency approaches 1 kHz.
With the low ' of 0.1 kΩ, even 5 up to 10 kHz can be obtained.
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Practically, the reduction of '! and ') is feasible by using printable
materials with a higher electric or ionic conductivity. Also, a smaller '!
can be achieved by printing a thinner electrolyte layer, given that the
top-gate material does not penetrate into the electrolyte. Furthermore,
overlap capacitance can be reduced via a more precise printing process to
improve the overall dynamic performance.
Besides the electrolyte cut-o frequency, the maximal attainable frequency
of EGT is also limited by the transition frequency 5) . Above the 5) , the
current gain becomes less than unity. It can be calculated as below:
5) =
`) · (+( −+Cℎ)
2c!2
. (3.17)
Using the `) evaluated in the previous related work [61], printed In2O3
has the 5) = 26.6 kHz with the channel length ! = 50 µm at the +( =
0.9V.
Conclusively, as can be seen in Fig. 3.10, the measured cut-o frequency
is still more than two orders of magnitude lower than the transition fre-
quency. This indicates a huge space for the optimization of the attainable
maximal frequency of the EGT, including new printable top-gate mate-
rials with less resistivity, a thinner electrolyte layer with higher ionic
conductivity, and a more precise printing process to reduce the overlap
capacitance.
3.4. Compact capacitancemodeling
In the previous section, the limitations of the maximal frequency have
been systematically studied with the help of the equivalent circuit model.
In this section, a compact capacitance model for EGT will be developed to
enable accurate circuit simulations. To this end, the characterization of
lumped terminal capacitance as a function of the bias voltage is necessary.
For dielectric-based silicon and organic eld-eect transistors [84, 82,
85], analytical compact models have been developed. Novel modeling
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Figure 3.11.: Measurement setup of (a) gate-terminal capacitance and (b) source and drain
terminal capacitances. Reprint with permission from [87] ©2019 IEEE.
techniques such as neural networks [86] have been studied but not yet
applied to electrolyte-gated transistors. To develop the proper model
for inkjet-printed EGTs, one needs to consider the dependency of EDL
capacitance on the bias voltage [71, 70, 81]. Additionally, extrinsic parasitic
capacitance is often claimed as a major factor, which limits the dynamic
performance of printed circuits due to the low printing resolution of
existing techniques.
3.4.1. Experiment configuration
In this section, printed EGTs with the top-gate architecture is focused
on, because they oer superior electrical performance as revealed in the
previous section. Similar to the previous study, to properly separate
the extrinsic and intrinsic eects, both normal transistor devices and de-
embedding structures without channel materials are prepared as illustrated
in Fig.3.3(b). Here, the characterized EGTs have the channel geometry of
length ! = 60 µm and width, = 100 µm. The overlap region between
the electrolyte and source/drain electrodes has a width of C = 100 µm.
To establish an accurate compact capacitance model that can be used
in circuit simulators, lumped terminal capacitance are of interest, the
values of which depend on bias voltage +( and +( . In Fig. 3.11, the
measurement setup is illustrated. All terminal capacitances are experimen-
tally characterized by voltage-dependent impedance measurement using
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a Keysight E4980A LCR meter. Measurements are performed through a
Cascade EPS150 probe station at the room temperature of 298 K.
In Fig. 3.11(a), the gate terminal capacitance  is rstly characterized.
Here, the gate of EGT is connected to the !2 and !? terminals of the LCR
meter, whereas the source and drain are electrically short-circuited and
then connected to the 2 and ? terminals. A step-wise DC voltage +
sweeps at the gate terminal from 0V to 1V, which is superimposed by
the AC small-signal with the frequency of 40Hz and amplitude of 10mV.
Secondly, as presented in Fig. 3.11(b), the drain and source terminal
capacitances  and ( are characterized. Here, one of the source and
drain is connected to the 2 and ? terminals of the LCR meter, while
another one is connected to a DC voltage source. In this way,+( and+(
are biased independently. To calculate the capacitances, Eq. 3.6 is utilized.
In this work, the eect of( is considered as a negligible eect, since the
source and drain electrodes are separated by a long distance as compared
with the thickness of the electrolyte. Both kinds of characterization have
been performed on normal EGTs and their de-embedding devices.
3.4.2. Extrinsic capacitance
De-embedding test structures allow the independent characterization of
extrinsic eects of terminal capacitances. As the positive gate voltage
is applied, negative ions in the electrolyte are attracted to the interface
between top-gate and electrolyte to form an EDL capacitor. Due to the
reasons explained before, this capacitance has a large value and generates
negligible impedance during the measurement, which can be neglected in
the following analysis. Positive ions are opposed to the interface between
source/drain electrodes and electrolyte, generating two overlap capaci-
tances, which are termed here as(,4GC and ,4GC . Their summation is
the extrinsic gate capacitance ,4GC :
,4GC = (,4GC +,4GC . (3.18)
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Figure 3.12.: The extrinsic overlap capacitance is characterized independently on the de-
embedding test structure with the device geometry of channel length ! = 60 µm, width
, = 100 µm and width of the overlap region C = 50 µm. (a) Measured (points) and modelled
(lines) extrinsic gate capacitance ,4GC as a function of + . (b) Measured (points)
and modelled (lines) extrinsic gate-source capacitance(,4GC and gate-drain capacitance
,4GC as a function of+( at+( = 0V. Reprint with permission from [87] ©2019 IEEE.
In Fig. 3.12(a), ,4GC as a function of + is characterized using the
measurement setup in Fig. 3.11(a). An almost linear voltage dependency
is demonstrated. For EDL systems, this behavior has been frequently ob-
served [81, 88], and ts to the description given by the theory of interfacial
tension in EDLs [88]. Using the rst-order linear algebraic formula, the
experimental data can be well approximated as shown in Fig. 3.12(a):
,4GC = 2(,4GC0 + 2,4GC1 ·+ , (3.19)
where 2(,4GC0 = 0.36 nF and 2(,4GC0 = 0.11 nFV−1 as extracted using the
linear-mean-square (LMS) method.
Fig. 3.12(b) shows the measured extrinsic overlap capacitance at source
and drain, namely (,4GC and ,4GC , as a function of +( , while +( is
set to 0V. One can note that the value of,4GC decreases almost linearly
when+( increases, while the value of(,4GC is almost constant. This can
be explained by viewing(,4GC and,4GC as two single EDL capacitors,
the capacitance of which has a linear dependency on the applied voltage,
i.e. +( and +( , respectively. Similarly, based on the linear algebraic
formula, their values can be expressed as below:
(,4GC = 2(,4GC0 + 2(,4GC1 ·+( , (3.20)
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,4GC = 2,4GC0 + 2,4GC1 ·+
= 2,4GC0 + 2,4GC1 · (+( −+( ). (3.21)
By using the extracted 2(,4GC0 = 0.22 nF, 2(,4GC1 = 0.048 nFV−1, 2,4GC0 =
0.20 nF and 2,4GC1 = 0.035 nFV−1, a good tting has been achieved as
shown in Fig. 3.12(b). Notably, coecients in Eq. 3.20 and 3.21 are close
to the half of the corresponding values in Eq. 3.19. This indicates that the
overlap capacitance scales with the area of the overlap region.
Although the proposed approach can lead to an asymmetric device behav-
ior, no convergence problem has been encountered so far. Conclusively,
the proposed model oers a good approximation to the measurement data
of extrinsic overlap capacitance.
3.4.3. Intrinsic capacitance
Here, the capacitance of normal EGT devices is characterized and modelled,
including both intrinsic and extrinsic eects.
Fig. 3.13(a) shows the measurement results of the gate capacitance 
as a function of gate voltage + . When a sub-threshold gate voltage is
applied, the channel is in the OFF-state, and no EDL capacitance is formed
at the interface between the electrolyte and semiconductor. Therefore,
merely extrinsic overlap capacitance is characterized, which shows a
linear dependency on the gate voltage as shown in the characteristics of
de-embedding devices. When + exceeds the onset-voltage around 0.15
V, a strong increase in the capacitance is observed, which is followed by a
higher plateau. This is due to the increase of the intrinsic gate capacitance
,8=C that is associated with the charge accumulation in the channel in
the ON state.
The development of ,8=C can be explained by a two-component model,
as illustrated by 3.14. One is the EDL capacitance ! , which can be
viewed as a constant value that depends on the shape, size and chemical
structure of ions in the electrolyte [70, 89]. In the semiconductor, another
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Figure 3.13.: Terminal capacitance of EGT with channel length ! = 60 µm and, = 100 µm
is characterized, including both intrinsic and extrinsic eects. (a) Measured and modelled
gate terminal capacitance as a function of+ . (b) Measured and modelled drain and
source terminal capacitance, and( , as a function of+( at various+( . Reprint
with permission from [87] ©2019 IEEE.
space-charge capacitance ( exists. Its value strongly depends on the
applied voltage [64]. Consequently, the overall gate capacitance can be
expressed by:
 = ,4GC +,8=C
,4GC + ! ·(!+(
(3.22)
Empirically, ( can be described as a capacitance with a linear depen-
dency on + , once + exceeds the on-set voltage +$# , i.e.:
( =
{
0 + < +>=
2B2 (+ −+>=) + ≥ +>=
(3.23)
It is necessary to point out that the linear dependency of ( described
here deviates from the exponential behavior predicted by Mott-Schottky
analysis that is often applied for electrolyte-semiconductor interfaces.
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Figure 3.14.: Two-component-model to explain the intrinsic gate capacitance.
This deviation can be attributed to the potential-dependent charging of
surface states [64]. As shown by Fig. 3.13(a), a satisfactory agreement be-
tween the measured and modelled data can be achieved using the voltage-
dependency coecient 2( = 3.0 nFV−1, on-set voltage +>= = 0.118 V,
and EDL capacitance ! = 3.2 nF.
Subsequently, the lumped terminal capacitance including ( and  is
characterized and modelled using the corresponding measurement setup
as described in Fig. 3.11(b).
Experimental results are presented in Fig. 3.13(b), where( and are
measured with increasing+( and constant+( in each subplot, while+(
increases between subplots in a step-wise manner from−0.3V to−0.9V. In
subplots when+( < +Cℎ (+( from −0.3V to 0V), since the channel is still
in depletion mode, only extrinsic parasitic capacitance has been measured.
Once +( exceeds the +Cℎ (+( from 0.15V to 0.9V), intrinsic capacitance
from the channel can be measured. At +( = 0V, the charge distribution
along the channel can be assumed to be uniform. Therefore, ,8=C is
equally shared by the intrinsic terminal capacitance(,8=C and,8=C . As
+( further increases, the channel part at the drain side is again depleted
while more charges accumulate at the source side. The resulting non-
uniform distribution leads to an increase in the measured value of (,8=C
and a decrease in,8=C . Finally,,8=C becomes almost zero and(,8=C
reaches the maximum. Similar behavior of the charge partitioning has
been frequently observed in various kinds of dielectric-gated transistors
[84, 90]. There, the Meyer-capacitance model has been widely accepted.
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Although this model fails to obey the charge conservation [91, 80, 27], it
has a simple mathematical expression and is SPICE-compatible, usually
resulting in acceptable errors in circuit simulations [82].
Through the examination of experimental results in this work, it is found
that the factor of partitioning deviates from 2/3 as described by the con-
ventional Meyer model. The reason is the overall voltage-dependency of
EDL capacitance. Therefore, the classical Meyer model is extended by
























Especially, the tting parameter  ( has been described as a function of
+( using the second-order linear algebraic formula:
 ( = @0 + @1+( + @2+ 2( , (3.26)
where @0 = 2, @1 = 2.5 and @2 = −1.79 are extracted from the measurement.
Also,  = 0.92 is used. The eective over-drive voltage+)4 and eective







+X + (+( −+) )2
]
, (3.27)
+(4 = X+( , (3.28)
which provide the smooth transition to the saturation region. Here,
+) = +( − +Cℎ is the gate over-drive voltage, and VX and X are con-
stant parameters determining the transition width and shape.
The total terminal capacitance, namely ( and  , is then sum of their
extrinsic and intrinsic components. For the EGT device characterized here,
the corresponding extrinsic parameters are extracted in Tab. 3.3.
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Figure 3.15.: Illustration of the quasi-static (a) and nonquasi-static capacitance model.
Reprint with permission from [87] ©2019 IEEE.
Finally, using the proposed models, a satisfactory agreement has been
achieved between the measurement and modeling results as shown in Fig.
3.13(b).
3.4.4. Nonquasi-static eect
Until now, a quasi-static (QS) capacitance model for EGTs has been de-
veloped by considering the capacitance-voltage characteristics of lumped
terminal capacitors, namely ( and  . In the schematic level, the QS
capacitance model can be illustrated in Fig. 3.15(a). Here, the charging of
gate capacitance and the transition of the channel state are assumed as
instantaneous processes. However, as revealed before [71], at least two
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resistor components co-exist on the charging path at the gate terminal
of the EGT. One is the electrolyte bulk resistance, which originates from
the ionic mobility of the electrolyte. Another one is the resistance due to
the nite conductivity of the top-gate material PEDOT:PSS. Due to their
existence, the channel transition in EGTs fails to respond immediately to
the application of the gate voltage. Consequently, the switching speed is
limited.
To reect the charging process and simulate the behavior of circuits cor-
rectly, the nonquasi-static (NQS) is required for EGTs, where an additional
resistor, namely the eective gate resistor ' , is inserted on the gate path.
Fig. 3.15(b) illustrates the schematic of the NQS capacitance model. '
includes both the contributions from top-gate resistance and electrolyte
bulk resistance. As has been investigated previously [71], their values can
be determined using the parameter extraction based on the equivalent
circuit model.
3.5. Conclusion
In this chapter, the characterization and modeling of capacitance in EGTs
have been extensively studied. Voltage-dependent impedance spectroscopy
has been performed, and the frequency response of the gate capacitance
is analyzed using the equivalent circuit method. With the help of de-
embedding test structures, extrinsic parasitic capacitance has also been
carefully treated. The extracted physical parameters in the equivalent
circuit reveal important information to explain the dynamic performance
of EGTs. Furthermore, the simulation results shed light on the possibility
to optimize the device operating frequency. Consequently, a Meyer-like
compact model has been proposed to accurately describe the capacitance-
voltage characteristics of the lumped terminal capacitance. This has laid a
sound foundation to enable accurate transient and AC circuit simulations,
which will be elaborated in detail in the following chapter.
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4.1. Background
As briey introduced in Chapter 2.2.3, noise is important for electronic
devices. On one hand, it is an asset, serving as a useful tool to study surface
properties. On the other hand, it is a hindrance, particularly degrading the
signal quality of analog and RF circuits. There have been interesting results
regarding the study of the noise properties for silicon-based MOSFETs,
which provides tools for the circuit simulation [92, 93, 94].
Recently, metal oxide semiconductors have become popular in the fabrica-
tion of printed electronic devices, which feature many attractive properties
such as high intrinsic charge carrier mobility, optical transparency and
non-toxicity [95]. There have been many reports on the noise proper-
ties of such devices, especially in the low-frequency region which is rich
in icker noise. In [96, 97], low-frequency noise of amorphous IGZO
TFTs has been studied and the origin of the icker noise has been dis-
cussed. The noise behavior of IZO TFTs has been modelled based on
industry-standard BSIM model [98]. However, little is known about the
noise characteristics of indium-oxide TFTs, especially the ones fabricated
using solution-processable materials via printing technologies. Also, the
electrolyte-gating approach provides the possibility to fabricate transistors
with low-voltage operation. Its inuence on the noise properties needs to
be studied.
In this context, this chapter focuses on the characterization of the low-
frequency noise characteristics of ink-jet printed EGTs incorporating
indium-oxide semiconductors. Firstly, well-established theories on noise
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are introduced. Then, the characterization method for the low-frequency
noise is presented. Next, the noise measurement of EGTs based on the
dedicated test structures is conducted. This chapter aims to determine the
origin of the icker noise in EGTs and quantify the noise level to provide
a fair comparison with other printing technologies.
4.2. Flicker noise theory
As briey introduced in section 2.2.3, in eld-eect transistors, the icker
noise dominates the noise spectrum in the low-frequency range, the power
spectral density of which is almost proportional to 1/5 . The major theo-
ries in the modeling of icker noise in MOSFETs can be categorized into
two groups. The One is the carrier number uctuation introduced by
McWhorter [29], which claims that the icker noise is fundamentally a
surface eect. The other theory is the carrier number uctuation theory
developed by Hooge [99]. It considers the icker noise as a bulk eect
based on the observations that the normalized noise is inversely propor-
tional to the total number of charge carriers in the bulk. Usually, it is
challenging to predict, which theory can be applied to a certain type of
technology. Therefore, experimental works need are necessary, based on
which the conclusion can be drawn by examining the important gure of
merits.
4.2.1. Carrier number fluctuation
In the scheme of carrier number uctuation, it is proposed that the 1/5
spectrum can be treated as the superposition of relaxation processes with
a wide spread of time constant. This is originated from dynamic trap-
ping/detrapping events of charge carriers due to traps allocated at the
channel-insulator interface. This leads to the uctuation in the chan-
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nel/insulator interface charge &) , which can be represented by the uc-





where 8 is the gate capacitance per unit area, and the, and ! are the
channel width and length. Therefore, assuming that the eective charge
carrier mobility `4 5 5 is independent on the insulator charge X&8 , the drain






Considering that the uctuation in at-band voltage is equivalent to the
gate voltage uctuation, X+ = X+ ,the uctuation in the drain current
can be further converted to:
X = X+6<, (4.3)
where 6< = m/m+ is the transconductance. Therefore, the power den-










which is called the carrier number uctuation without correlated mobility
uctuation (Δ# ) [92]. Based on this concept, it can be observed that the
normalized ( is directly proportional to the squared transconductance
to drain current ratio 62</ 2 with a factor of at-band voltage noise (+ .







where #) is the trap density per volume in the semiconductor material
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where #) is the trap density per area at the channel-insulator interface.
In a more detailed approach, it needs to be considered that the eec-
tive charge carrier mobility `4 5 5 exhibits the dependency on the insula-
tor/channel interface charge &) . As a consequence, X&) induces addi-





`45 5 =2>=BC .












`4 5 5 0
, (4.8)
where U( is the scattering coecient and `4 5 5 0 is a constant value, the
uctuation in the drain current in the linear region can be evaluated:
X = −6<X+ ∓ U`4 5 5 X&) . (4.9)













which is called the carrier number uctuation with correlated mobility
uctuation (Δ# − Δ`). As can been seen from Eq. 4.10, excessive noise
arises from the correlated mobility uctuation. Consequently, the correla-
tion between the normalized ( and squared transconductance to drain
current ratio becomes less as compared to the classical carrier number
uctuation model in Eq. 4.4.
Furthermore, in the Δ# −Δ` model, the gate voltage noise spectral density
(+ is expressed by:





4.2. Flicker noise theory
In the above-threshold region, /6< is replaced by the gate over-drive
voltage, resulting in
(+ = (1 ± U(`4 5 58 (+( −+Cℎ))2(+ , (4.12)
Therefore, in the model of Δ# − Δ`, (+ exhibits a parabolic dependency
on the gate over-drive voltage.
4.2.2. Carrier mobility fluctuation
Contrary to the surface eect claimed by the carrier number uctuation
theory, there have been reports showing that the intensity of icker noise
is inversely proportional to the total number of charge carriers in the bulk
of homogeneous samples [99]. To explain these observations, the carrier
mobility uctuation (Δ`) is developed. It considers that the uctuation of
the carrier mobility is the primary cause of the drain current uctuation.














where #C>C is the total number of charge carrier, @ is the elementary
charge, U is the Hooges parameter which is related to the process, and
&8 is the charge carrier per unit area in the bulk channel. Therefore, the















In the above-threshold region, the drain current to transconductance ratio
is expressed by [102]:

6<
= (+( −+Cℎ) (1 + \ (+( −+Cℎ)), (4.15)
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where \ is the mobility attenuation factor. Thus, by considering &8 =




(+( −+Cℎ) (1 + \ (+( −+Cℎ))2. (4.16)
As a consequence, in carrier mobility uctuation theory, the gate voltage
noise (+ has either a linear (\ ≈ 0) or super-linear (\ is suciently large)
dependency on the gate over-drive voltage in the linear operation region,
which is often considered as an important evidence for the diagnosis of
noise origin.
4.3. Characterizationmethod
To meaningfully interpret noise data, accurate and robust experimental
setup for the measurement of the low-frequency noise spectrum is critical.
Due to the complex nature of the noise measurement system, all possible
parasitic and environmental eects need to be carefully considered. In this
section, the characterization method dedicated to reliable low-frequency
noise measurement is introduced. The measurement setup and principles
are elaborated, which is veried by thermal noise measurement in resis-
tors. Also, the test structure used in the noise measurement of EGTs is
introduced.
4.3.1. Measurement setup
The measurement setup for the characterization of low-frequency noise
in the device under test (DUT) is illustrated in Fig. 4.1. The measurement
principle can be generally applied to DUTs such as transistors. Here,
the key instrument is the battery-powered Standford Research SR570
low noise current amplier. It amplies the drain current signal of the
transistor through the feedback resistance '5 and operational amplier
and converts it to the voltage output signal. To avoid the saturation of
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the output, the DC component of the input current signal needs to be
cancelled out by the built-in oset current source > 5 5 B4C . Also, the current
amplier provides a programmable drain bias upon the application of+(
to the non-inverting input terminal of the operational amplier. The same
potential appears at the inverting input terminal and is then applied to
the drain terminal of the transistor. To properly bias the gate terminal
of the DUT, the Keithley 2602 SMU is utilized. A low-pass RC lter is
inserted here to lter out the noise from the gate supply, which possesses
the cut-o frequency of only 0.01Hz, lower than the frequency range of
interest.
The output of the current amplier is further connected to the spectrum
analyzer SR770, which performs the FFT to convert the time domain
signal waveform to the power spectral density (PSD). All instruments are
automated by a Python-based program, which connects to the SMU and
spectrum analyzer through GPIB and to the current amplier via series
port RS232. It is important to point out that the power of instruments needs
to be connected in the star topology to avoid possible ground loop, which
gives rise to the noise level. Also, the power measurement setup is isolated
using an isolation transformer to avoid interference from the power grid.
Last but not the least, it is necessary to place the DUT in Faraday cage,
which shares the ground of other measurement instruments, and all signals
are transferred between instrument through coaxial cables. In this way,
the coupling noise from external sources can be largely eliminated.
Similar to the measurement setup designed for transistors as DUTs, the
measurement principle for resistors are also introduced in Fig. 4.1. This
measurement setup is mainly prepared for verication purpose as will be
discussed in the next section. Since resistors are two-terminal devices, the
additional gate biasing is not required.
Fig. 4.3 shows the photo of the experimental setup designed for the reliable
noise measurement, where DUTs are placed in a Faraday cage to assure
the good shielding from the background noise.
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Figure 4.1.: Measurement setup for the characterization of low-frequency noise in EGTs.
4.3.2. System validation
The aforementioned measurement setup is veried by measuring the
thermal noise of resistors. Here, thin-lm resistors are chosen, which
are typically free from icker noise due to their homogeneous structures.
Therefore, pure thermal noise can be observed from this type of resistor.
According to Johnson–Nyquist equation described in section 2.2.3, the
current thermal noise PSD of resistors, or (' , can be calculated using
their resistance values. Using the measurement setup in Fig. 4.2, resistors
ranging from 5 kΩ to 100 kΩ are tested.
Fig. 4.4 shows the measured values (dots) of the current PSD using various
resistors. Also, the calculations (lines) based on Johnson–Nyquist equation
are plotted, which are reasonably close to the experimental data. This
indicates that the present measurement setup is suitable for the reliable
and accurate measurement of the low-frequency noise.
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Figure 4.2.: Measurement setup for the characterization of thermal noise in thin-lm resis-
tors.
Figure 4.3.: Photo of the experimental setup designed for the reliable noise measurement.
DUTs are placed in the Faraday to assure a good measurement quality.
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Figure 4.4.: Measured current power spectral density of thermal noise in thin-lm resistors
(dots), and calculated values using Johnson–Nyquist equation (lines). The measured values
are close to the calculation.
Figure 4.5.: (a) Layout of the test structure used for the low-frequency noise characterization.
(b) Microscopic photo of the EGT embedded on the test structure, which has the channel
length ! = 40 µm and width, = 200 µm. (c) Test structure seamlessly integrated in the
probe sampler.
74
4.4. Results and discussions
4.3.3. Experiment configuration
In this section, EGTs used for the characterization of their low-frequency
noise has a channel geometry of, = 200 µm and ! = 40 µm. The test
structure dedicated for the noise measurement is shown in Fig. 4.5(a),
where 16 devices are fabricated. The microscopic photo of a single EGT is
shown in Fig. 4.5(b). To measure the signal, a probe sampler as shown in
Fig. 4.5(c) is used instead of the probe station to automate the measurement
procedure, and experiments can be conducted in a Faraday cage to assure
the reliable noise measurement. Therefore, large contacts as source, drain
and gate terminals are designed for the needle contact in the sampler. The
layout of the test structure is fabricated on the 2 cm× 2 cm glass substrate,
which can be seamlessly integrated into the probe sampler to conduct the
noise measurement.
4.4. Results and discussions
4.4.1. Low-frequency noise characteristics
The low-frequency noise is characterized using the measurement setup
based on the dedicated test structure as described before. To perform
the necessary analysis, the I-V characteristics of EGTs with the channel
geometry of , = 200 µm and ! = 40 µm are rstly measured using
Kiethley 2602B SMU. In Fig. 4.6(a), the transfer curve in the linear region
is plotted with +( = 0.1V and +( ranging from −0.5V to 1V on the
linear scale. To properly extract the threshold voltage +Cℎ , the linear
extrapolation technique is utilized [103]. The auxiliary line is extrapolated
around the +( point at maximum transconductance 6< in the transfer
curve. Its intersection point with the +( axis determines the +Cℎ . Also,
in the logarithmic plot in Fig. 4.6(b), the ON/OFF ratio of ∼ 106 can be
observed.
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Figure 4.6.: I-V characteristics of the EGT with the channel geometry of , = 200 µm
and ! = 40 µm. (a) Drain-source current ( ) and linear transconductance 6<,;8= against
gate-source voltage (+( ) on the linear scale. The extracted value of threshold voltage
+Cℎ = 0.19V using the linear extrapolation technique. (b)  -+( on the logarithmic scale.
Next, the drain current noise PSD is measured. The noise measurement is
also performed in the linear region with +( = 0.1V, while +( is swept
step-wise from 0.2V to 1V. The frequency of each spectrum ranges from
0.3Hz to 10 kHz. Measured noise spectra are presented in Fig. 4.7(a).
Additionally, the background noise oor generated by instruments is
characterized, which is measured without the connection to DUTs under
the open-circuit condition.
As one can see, the noise oor is orders of magnitude lower than the
measured ( , indicating a reliable characterization. Furthermore, the
icker noise dominates all the measured ( in the low frequency range,
which also shows dependence on the gate bias+( . The extracted exponent
parameter W according to ( ∝ 1/5 W is plotted in Fig. 4.7(b) as a function
of +( . Except for the rst point of +( = 0.2V, where the EGT is in the
weak above-threshold state, the extracted W has values between 1 and 1.25,
which is the typical reasonable range for the icker noise in eld-eect
transistors [104].
For ( measured at high+( > 0.8V, the thermal noise component starts
to dominate at high frequency. The increased thermal is considered to
be related to the increase in channel conductance at high gate voltage, as
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Figure 4.7.: (a) low-frequency noise characteristics of the EGT measured in the linear region.
+( = 0.1V, and various+( from 0.2V to 1V is applied. Also, the noise oor measured at
the open circuit is plotted. (b) The extracted the exponent of the icker noise plotted as a
function of+( .
predicted by the Johnson–Nyquist equation. Additionally, the gate leakage
current through the electrolyte insulator might have a contribution, which
also increases at high +( and is often considerably high in electrolyte-
gated transistors.
4.4.2. Noise generationmechanism
To investigate the noise generation mechanism in EGTs, one widely used
technique is to plot the measured normalized drain current noise ( / 2
against the gate-overdrive voltage +( −+Cℎ [105, 98, 106]. Often, several
frequency points are chosen. Then, the slop in the ( / 2 (log.) and
+( −+Cℎ (log.) plot serves as an indicator of the applicable noise model:
• In the Δ# model, one can rewrite Eq. 4.4 using the substitution








Consequently, the slop in the ( / 2 (log.) and +( −+Cℎ (log.)
plot shows the value of −2.
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Figure 4.8.: (a) Measured normalized drain current noise ( / 2 as a function of gate over-
drive voltage+( −+Cℎ at the frequency of 10Hz, 33Hz and 100Hz, where slopes of ∼ −1.5
can be extracted. (b) Measured normalized drain current noise ( / 2 as a function of gate
over-drive voltage +( − +Cℎ (dots), which can be accurately modelled by the Δ# − Δ`
theory (line).
• Similarly, in the Δ# − Δ` model, the drain current noise equation








Depending on the value of U( , the slop in the ( / 2 (log.) and
+( −+Cℎ (log.) plot can exhibit values ranging between −1 and −2.
• In the Δ` model, the slope is approximately −1 as can be directly
deduced from Eq. 4.13.
In Fig. 4.8(a), the noise measurement data of EGTs at the frequency of
10Hz, 33Hz and 100Hz are shown. Notably, the extracted slops have
the consistent values of ∼ −1.5. Using the aforementioned criteria, the
number uctuation model with correlated mobility uctuation (Δ# − Δ`)
can be suggested as the primary noise generation mechanism in EGT
technology.
Furthermore, the noise equation of (Δ# −Δ`) model in Eq. 4.10 is veried
by modelling the measurement data of ( / 2 , where 8 = 4 µF cm−2
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and `4 5 5 = 5 cm2 V−1 s−1 as reported in earlier works [61]. Using U( =
7.9 × 104 V sC−1 and at-band voltage noise (+ = 1.28 × 10−12 V2 Hz−1,
measured ( / 2 can be accurately modelled in Fig. 4.8(a). This further
proves the validation of the Δ# − Δ` model.
4.4.3. Benchmark of noise level
Finally, benchmarking of the noise performance between the presented
work and reported thin-lm technology is of high interest.
Generally, both U( and (+ are important parameters that determine
the noise level in the Δ# − Δ` model. Additionally, as can be seen from
Eq. 4.6, (+ can be normalized by the areal gate capacitance 8 to obtain
#) , which represents the quality of the semiconductor thin-lm and
insulator-semiconductor interface. Therefore, it is reasonable to include
#) in the benchmark. However, to present a fair and comprehensive
comparison between substantially dierent technologies, it is necessary
to consider U( , (+ and #) simultaneously. Therefore, ( / 2 is the
appropriate parameter for the comparison, since it contains both U( and
(+ according to Eq. 4.10, while #) is contained in (+ regarding Eq.
4.6. As suggested by [107], ( / 2 can be further normalized by, × ! to
allow the comparison between dierent channel geometries. Conclusively,
,!( / 2 is considered as the generalized gure of merit to represent the
overall noise level.
In the following Tab. 4.1, the noise performance between this work and
state-of-the-art thin-lm technologies is compared, where the dierences






































































































































































































































































































































































































4.4. Results and discussions
Firstly, UB2 and ,!5 (E5 1 are compared. The reported value of UB2 in
this work is much lower than in ZnO TFTs [108] and a-IGZO TFTs [97],
but higher than UB2 = 0 of a-IGZO TFTs in [101, 106], where correlated
mobility uctuation is not present. Furthermore,,!5 (E5 1 of this work is
signicantly lower than reported values in [108, 97, 101, 106]. The large
areal gate capacitance provided by electrolyte-gating helps to eectively
reduce the (E5 1 , which can be deduced from Eq. 4.6.
Secondly, #8C calculated from (E5 1 is focused, where a large value in the
order of 1013cm−2 eV−1 is found. This is signicantly higher than the data
reported in non-printed TFTs in [108, 97, 101, 106, 107], indicating an
inferior quality of the printed semiconductor and semiconductor-insulator
interface in the presented work, caused by the necessary solution process
and inkjet-printing in fabrication.
Finally,,!(83/ 2 is compared in Tab. 4.1 that represents the generalized
noise level. One can nd the values in the presented work are comparable
to TFTs with sputtered high-quality semiconductors in [108, 97, 101, 106].
Also, the noise in the presented work is lower than non-printed electrolyte-
gated TFTs in [109], where there are essential dierences in the fabrication
method and noise mechanism. Notably, as compared to non-printed but
solution-based TFTs gated by conventional dielectric materials in [107],
the,!(83/ 2 in the presented work is still superior.
As a conclusion, in this study, despite the fact that printed EGTs possess
a high #8C , its negative eect on the noise is largely compensated by the
large 8 provided by electrolyte-gating, where (E5 1 is eectively reduced.
Eventually, this leads to a low (83/ 2 . Thus, it is shown that the electrolyte-
gating approach largely improves the noise performance for printed TFTs,
which could originally suer from low material qualities with high trap
density at the channel interface.
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4.5. Conclusion
In this section, the noise aspect of EGT technology is discussed with the
focus on the icker noise in low frequency.
Firstly, two major theories are introduced, namely the carrier number
uctuation without and with correlated mobility uctuation (Δ# and
Δ# − Δ`), and carrier mobility uctuation (Δ`). Noise equations are
derived based on the study of the device physics.
In addition, the measurement setup is presented, which is dedicated for
the accurate characterization of low-frequency noise. The noise of both
transistor and resistor devices can be measured. Also, the presented
setup is carefully validated by measuring the thermal noise from thin-lm
resistors. Experimental data are compared with the calculated based on
Johnson–Nyquist equation.
Next, the noise of EGTs is characterized. The linear operation region of
EGTs is focused on, which gives sucient information about the noise
origin and performance. From experimental data, the carrier number
uctuation with correlated mobility uctuation is conrmed (Δ# −Δ`).
Finally, the comparison of noise level in various thin-lm technologies
based on measurement data is performed. It is found that despite the high
interface trap density in printed EGTs, the noise performance is large
improved by the high areal gate capacitance, comparable with sputtered
high-quality TFTs and superior than solution-processed TFTs with con-
ventional dielectric gating. This conclusion emphasizes the usefulness
of electrolyte in improving the noise performance, especially of printed
TFTs, making them favourable for low noise applications.
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5.1. Background
In this chapter, various basic circuit designs based on the aformentioned
printed EGT technology are proposed. Unlike in modern very large-scale
integration (VLSI) technology, usually, merely mono-type transistors are
available for most printed electronics technologies, primarily due to the
mismatch between the electrical performance of n- and p-type transistors.
For instance, for technologies based on metal oxide semiconductors, the
n-type transistors are more dominating. Therefore, a lot of circuit designs
in the eld of printed electronics are based on resistor-transistor logic
(RTL).
In this work, proposed circuit designs include digital and analog circuits
such as inverters, ring oscillators [87] and full-wave rectiers [110], which
are systematically characterized regarding their output waveform, delay,
operating frequency and power consumption/eciency. Also, the NQS
capacitance model presented before needs to be veried by comprehen-
sively comparing the measurement and simulation results to perform the
hardware-simulation correlation.
5.2. Printed inverter
The inverter is the most basic block for logic circuits. It converts the
input signal from HIGH (LOW) to the output of LOW (HIGH). Depend-
ing on the availability of transistor types, three kinds of the inverter can
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Figure 5.1.: Dierent kinds of inverter circuit: (a) NMOS inverter, (b) PMOS inverter and (c)
CMOS inverter.
Figure 5.2.: Microscopic photo of the fabricated inverter based on the printed EGT with the
channel geometry of ! = 60 µm and, = 100 µm. Reprint with permission from [87] ©2019
IEEE.
be designed, namely n-type metal-oxide-semiconductor (NMOS), p-type
metal-oxide-semiconductor (PMOS)- and CMOS-inverter, which are illus-
trated in Fig.5.1. As discussed, for printed EGT technology, since only
n-type transistors are available, the RTL logic in Fig.5.1(a) is chosen as the
main subject of study in this work.
The RTL inverter is fabricated using the same process as of EGTs described
previously, and the microscopic photo is presented in Fig. 5.2. Particularly,
the EGT in the inverter has a channel geometry of ! = 60 µm and, =
100 µm. Also, the pull-up resistor ' is realized by structuring meander ITO
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Figure 5.3.: (a) Measured and simulated waveform of the inverter input and output signal.
(b) Falling edge of the output signal. (c) Rising edge of the output signal. Measured and
simulated propagation delay HIGH-LOW/LOW-HIGH are termed as C?ℎ;,<40/C?;ℎ,<40 and
C?ℎ;,B8</C?;ℎ,B8< , respectively. Reprint with permission from [87] ©2019 IEEE.
patterns on the glass substrate using e-beam lithography. Here, the sheet
resistance of sputtered ITO 670Ω/ has been considered. This results in
the pull-up resistor ' = 50 kΩ, which ensures a sucient output signal
swing between the HIHG and LOW.
The fabricated inverter is measured by applying a 1Hz square wave at
the input using Keithley 3390 function generator, while the output is con-
nected to the Yokogawa DLM3022 oscilloscope. Therefore, the inverter
output is loaded with instrument’s internal resistance of 1MΩ and capac-
itance of 20 pF. += 1V is supplied by the Kiethley 2602B SMU. In Fig.
5.3(a), the input and output waveform are recorded. One can see that the
printed inverter correctly toggles the input signal at the output, where
the output high-level reaches almost 1V and low-level is about 100mV.
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To realize the transient simulation in the environment of Cadence Virtuoso,
the NQS capacitance model proposed in section 3.4 is implemented in
Verilog-A code in combination with the EKV I-V model as described
in section 2.4.2. Parameters required in the I-V model are extracted as
+Cℎ = 0.13 V, ( = 16.45, W = 1.57, 51 = 7.6e-4 FV−1 s−1, 52 = 0.78, 53 = 1.46
and 54 = 0.02. Also, parameters in the capacitance model are adjusted
according to the channel geometry used here.
The simulation results in the period of 5 s are presented in Fig. 5.3(a), where
(b) and (c) show the falling and rising edge of the output signal in a smaller
scale. One can observe that the simulation successfully captured the
asymmetric behavior of the rising and falling edges due to the RTL logic.
Also, the measured and simulated propagation delay of HIGH-LOW/LOW-
HIGH, termed as C?ℎ;,<40/C?;ℎ,<40 and C?ℎ;,B8</C?;ℎ,B8< , respectively. These
parameters can determined by the delay time between the input and
output at 50 % of the full swing. Tab. 5.1 lists the comparison between the
measurement and simulation.
Table 5.1.: Evaluation of measured and simulated propagation delay
Delay Measurement Simulation
C?ℎ; 0.272 ms 0.410 ms
C?;ℎ 1.086 ms 0.943 ms
C?ℎ; /C?;ℎ :propagation delay from HIGH (LOW) to LOW (HIGH).
Reprint with permission from [87] ©2019 IEEE.
Conclusively, the proposed inverter design based on printed EGT works
properly regarding its input and output relationship. Also, the presented
nonquasi-static models provide a good empirical prediction of the inverter
circuit in the time domain, whereas the accuracy can still be improved.
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5.3. Printed ring oscillator
The ring oscillator circuit is considered as the key component for the
technology characterization for microelectronic technologies. It com-
prises an odd number of inverter stages connected in a ring, with the
output of the nal stage fed to the input of the rst stage. It serves as the
prototype circuit to test a new semiconductor process, from which key
technology parameters are revealed, such as delay (frequency) and power
consumption.
The ring oscillator design presented here using printed EGTs is also based
on resistor-transistor logic. Its schematic is presented in Fig.5.4. Three
single-stage inverters are connected in the ring, while the rst stage is
implemented as a NAND gate so that the ring oscillator can be switched
between quiescent and active mode via the enabling signal +#! . In
this way, one can independently characterize the circuit in both active and
quiescent modes. The output of the last inverter stage is also connected
to an extra output inverter stage to improve the signal quality of the nal
output. Notably, the output stage is powered independently using the
constant+ = 2V. To measure the ring oscillator circuit, Agilent 4156C
precision semiconductor parameter analyzer and Yokogawa DLM3022
oscilloscope are utilized. The comprehensive characterization results have
been reported in the related work [83].
A variety of gure of merit represents the overall electrical characteristics
and performance of the ring oscillator [111]. This includes the dependency
of oscillation frequency on the supply voltage + , which is obtained by
applying Fast Fourier transformation (FFT) on the output waveform at
various + . Consequently, the propagation delay g? is determined as
g? =
1
2(2U + 1) 5 , (5.1)
where 2U+1 is the number of stages in the ring oscillator and 5 is oscillation
frequency. Also, the quiescent and active current, namely & and ,
can be measured from the power supply. From them, the switching current
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Figure 5.4.: Schematic of the printed 3-stage ring oscillator based on resistor-transistor
logic.
(, , switching capacitance (, and switching resistance '(, can be
calculated as below:
(, =  − &
2U









Additionally, the quiescent power consumption %& and active power con-
sumption % can be calculated as:
%& = &+ (5.5)
% = (,+ = (,+
2
 (2U + 1) (5.6)
Consequently, the total power %C>C0; is calculated by:
%C>C0; = %& + % . (5.7)
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Figure 5.5.: (a) The simulated output waveform once+#! is set to high. (b)-(f) Com-
parison of measured (lines) and simulated (dots) gure of merit of the ring oscillator circuit
including oscillation frequency, switching capacitance, switching resistance, active current
and total power consumption on the supply voltage + . Reprint with permission from
[87] ©2019 IEEE.
In this work, the EGTs utilized in the ring oscillator design have a channel
geometry of , = 400 µm and ! = 40 µm. Accordingly, their nominal
behaviors regarding AC and DC characteristics have been modelled, and
model parameters have been adjusted. E.g. 51 in the extended EKV model
becomes 1.74 × 10−4 FV−1 s−1 which is commonly obtained for such de-
vices and the threshold voltage +Cℎ = 0.33V.
In Fig. 5.5(a), the transient simulation results is shown. Once +#! is
raised to HIGH, the ring oscillator generates a stable oscillation frequency.
From Fig. 5.5(b)-(f), various gure of merits and their dependencies on
supply voltage + have been simulated, including output frequency
5 , switching capacitance (, , switching resistance '(, , active current
89
5. Circuits and applications
 and total power consumption %C>C0; . As one can note, when +
sweeps from 0.6V to 1V, the oscillation frequency also increases. This
also leads to the increased switching capacitance, which ts well to the
capacitance-voltage proling as investigated before, and the decreased
switching resistance because EGT becomes more conductive under high
gate voltage. However, the higher operating frequency also leads to higher
power consumption, as has been demonstrated by the trend in active
current and total power.
Notably, the comparison between the measurement and simulation have
also been given. The simulation of aforementioned characteristics is
reasonably close to the measurement data from the fabricated circuit.
Conclusively, the ring oscillator design based on print EGT has been
demonstrated with an in-depth analysis of its electrical characteristics.
Also, it is shown that the proposed nonquasi-static capacitance model for
EGTs can provide a reasonable prediction for the designed circuit, which
largely facilities the circuit design process.
5.4. Printed full-wave rectifier
Rectiers are the essential electronic circuit, which can convert alternating
current to direct current and thus realizes the voltage regulation. It can
nd applications in various elds such as energy harvesting and RFID. In
printed electronics, the manufacturing of rectiers has also been studied
[112, 50]. Additionally, designs have been reported which utilize solution-
processable semiconductors [113, 114, 115, 116, 117].
On one hand, by viewing the literature, one can note that the majority
of reports have focused on e.g. radio-frequency applications in the MHz
range or even higher. On the other hand, most of the presented circuits
require the high operation voltage for the proper operation, often > 10V.
Reasons are the low electron mobility of the printed semiconductor materi-
als, insucient current ON/OFF ratio and the inevitable built-in potential
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Figure 5.6.: Schematic Diode-connected EGT. Reprint with permission from [110] ©2020
IEEE.
originating from the diode p-n junction that the forward voltage needs to
overcome. In consequence, most existing designs fail to process low input
voltage level eciently. This is, however, a vital but challenging feature
to empower self-contained systems for smart sensor or Internet-of-things
applications. There, many devices merely generate signals with a small
amplitude and operate at low frequencies (typical values under 1 kHz).
To address these problems, in this section, the rst inkjet-printed full-
wave rectier circuit is demonstrated [110]. The design is based on diode-
connected EGTs as shown in Fig. 5.6, which possesses a set of benets:
EGTs technology can operate in the sub-1V low-voltage regime due to
the deployment of the electrolyte-gating approach as investigated in the
earlier section; Also, in EGT technology, the transistor threshold voltage
can be tuned via various approaches, including channel geometry scal-
ing [118]. With the proper, /! setting, the near-zero threshold voltage
can be achieved; Furthermore, in EGTs, the indium oxide semiconductor
channel has a similar work function as the ITO source and drain elec-
trodes, theoretically assuring a low ohmic contact. As a result, the printed
rectier design based on EGT technology features the attractive ability
to eciently process low input voltage, which can be useful for niche
applications in the domain of energy harvesting.
In this work, diode-connected EGTs are fabricated and characterized,
which have a channel geometry of , = 200 µm and ! = 90 µm. The
measured I-V characteristics are shown in Fig. 5.7 on a logarithmic scale.
The extracted +Cℎ from the measurement is merely −50mV, while the
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Figure 5.7.: Measured I–V characteristics of the diode-connected EGT. The channel geometry
is, = 200 µm and ! = 90 µm. Also, modeling resulting by shifting the voltage to various
values have been presented. (a) I-V characteristics on the logarithmic scale. (b) Square root
of drain current versus applied voltage. Reprint with permission from [110] ©2020 IEEE.
current reaches about 800 µA at the applied voltage of 1.5V. The ON/OFF
ratio has reached 102 for ±1.5V. However, it is comparable with reported
diode performance based on other inkjet-printing technologies [119].
To demonstrate later, how the rectier can benet from devices with
near-zero threshold voltage, the I-V characteristics are modeled using
the extended EKV model [62, 63]. The model parameters extracted are
as W = 1.8883, ( = 29.5252, 51 = 0.0009, 52 = 0.5346, 53 = 1 and 54 = 0. Then,
parameter +Cℎ is shifted unilaterally from −50mV to 0.2V and 0.3V, and
additional virtual I-V characteristics are generated, as shown in Fig. 5.7.
Combined with the modeling of the I-V characteristics, the well-established
nonquasi-static capacitance model has also been applied to the devices
under investigation to enable more comprehensive simulations. For diode-
connected EGTs, gate and drain terminals have been electrically short-
circuited. Therefore, the capacitance model is adapted from its original
form in Fig. 5.8(a) to Fig. 5.8(b). Here, the model parameters have been
adjusted according to the device geometry used in the circuit.
Based on the diode-connected EGTs, the inkjet-printed full-wave rectier
is fabricated and shown in Fig. 5.9. To characterize the rectier, the si-
nusoidal signal with 1V amplitude generated by Keithley 3390 function
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Figure 5.8.: (a) Nonquasi-static capacitance model of EGT. (b) Nonquasi-static capacitance
model of diode-connected EGT. Reprint with permission from [110] ©2020 IEEE.
Figure 5.9.: (a) Schematic of full-wave rectier schematic with the highlighted area marking
the printed part of the circuit. (b) Microscopic photo of the fabricated full-wave rectier.
Reprint with permission from [110] ©2020 IEEE.
generator is applied to the input of the circuit, while the output waveform
is measured by Yokogawa DLM3022 oscilloscope. During the measure-
ment, the input frequency is swept from 10Hz to 20 kHz. Also, dierent
load resistors '! ranging from 5 kΩ to 1MΩ are tested, whereas the load
capacitance ' is xed to 20 pF to observe the ripple output waveform.
Prior to the comprehensive characterization of the full-wave rectier, the
simulation has been performed to show quantitatively, how the threshold
voltage of EGTs can aect the output performance. The transient out-
put waveform is simulated with the input frequency of 10Hz, the load
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Figure 5.10.: Rectier circuit simulation with the input frequency of 10Hz, load capacitance
of 20 pF and load resistor of 1MΩ. (a) Simulated output waveform +$*) based on EGTs
with +Cℎ from −50mV to 300mV. (b) DC output voltage as a function of EGT threshold
voltage+Cℎ . Reprint with permission from [110] ©2020 IEEE.
capacitor of 20 pF and load resistor of 1MΩ. Various threshold voltage of
EGTs are implemented from −50mV to 300mV. As shown in Fig.5.10(a),
using +Cℎ = −50mV as extracted from the measurement, the maximal
voltage drop between peak positions of input and output is 140mV, which
is signicantly lower than reported values realized by e.g. organic diodes
[112] and benecial to a high eectiveness for the voltage regulation.
Furthermore, as the +Cℎ increases, the amplitude of the output waveform






E>DC (C) 3C, (5.8)
and plotted as a function of +Cℎ . As can be seen, the maximum +
can be obtained with +Cℎ = 0V, while a deviation of ±50mV results
in a slight decrease in + . However, the further increasing +Cℎ leads
to the signicant reduction of + . Therefore, conclusively, the +Cℎ is
an essential parameter in the design of rectier using diode-connected
transistors, which is expected to be near-zero and can be achieved via the
selection of the channel geometry in EGT technology.
To experimentally characterize the printed full-wave rectier, '! = 1MΩ
is chosen, while the input frequency is swept from 10Hz to 10 kHz. Re-
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Figure 5.11.: Measured output waveform using the load capacitance of 20 pF and 1MΩ load
resistor at various input frequency: (a) 10Hz, (b) 1 kHz and (c) 10 kHz. Also, output waveform
at 10Hz is simulated using the proposed EGT models. Reprint with permission from [110]
©2020 IEEE.
sults are presented in Fig. 5.11. At low frequency of 1 kHz in Fig. 5.11(a),
the rectier works properly with a small voltage loss. Also, the simula-
tions show a good agreement with the measurement. As the frequency
increases to 10Hz in Fig. 5.11(b), the decrease in the output amplitude is
observed since EGTs starts to work in the nonquasi-static state due to the
innite gate resistance. Consequently, EGTs cannot be turned on and o
eectively. Furthermore, when the input frequency approaches 10 kHz,
the capacitive shunting through the electrolyte insulator dominates the
operation of EGTs. Finally, no more rectication eect can be seen in the
output waveform in Fig. 5.11(c).
Next, dierent load resistors are tested to provide a more comprehensive
study on the frequency responses, which are presented in Fig. 5.12(a).
Under various '! , the presented rectier provides almost a constant +
at frequency below 300Hz. Above that, + starts to drop fast. Thus,
the cut-o frequency of 300Hz can be determined. Notably, within this
region, in particular, some vibrational energy harvesters are functional
[120]. At '! = 1MΩ, the measured + is very close to the theoretical
maximal value obtained from an ideal, lossless full-wave rectier, which




= 0.637V,+ = 1V. (5.9)
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Figure 5.12.: (a) Measured and simulated DC output voltage+ as a function of the input
frequency with various load resistors '! . (b) Form factor of the inkjet-printed full-wave
rectier in the region below the cuto frequency. Reprint with permission from [110] ©2020
IEEE.
With a smaller load resistance, the voltage drop over the channel resistance
is higher due to the increased output current. Consequently, the decrease
in + is more pronounced.
As shown in Fig. 5.12(a), using the proposed I-V and nonquasi-static
capacitance, a satisfactory agreement has been reached between the mea-
surement and simulation data. The proposed models enhance the under-
standing of the dynamic behavior of printed full-wave rectier. Also, it
sheds light on the possibilities to increase the speed of the circuit, where
the most eective way is to reduce ' in Fig. 5.8 via the deployment of
electrolytes with higher ion mobility.
Additionally, the eciency of the rectication process has been addressed
by calculating the form factor ( ) according to [121, 122] (the lower 
means better):






E2>DC (C) 3C, (5.11)
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where +'"( is the root-mean-square voltage cross '! . This metric calcu-
lated for measurements below the cuto frequency is shown in Fig. 5.12(b).
In general, the form factor below 1.2 is achieved at low frequency with the
large '! , which is close to the theoretical best value for the ideal full-wave
rectier, namely  = 1.1 [121, 122]. This indicates a high eciency in
this region.
Next, the power characteristics as a function of load resistance is calculated,















0 E (C)8 (C) 3C
, (5.13)
where E (C) (C) and 8 (C) (C) are the voltage and current waveform from
the power supply, respectively. Since 8 (C) is not available during the
measurement, it is estimated by:
8 = 8;>03 + 8;40: , (5.14)
where 8;>03 is the current through '! , and 8;40: is the summation of the
leakage current when two EGTs are reverse biased. In worst case, 8;40: =
2×10 µA can be estimated as read from the I-V characteristics in Fig. 5.7(a).
The characterization results of % and PCE are presented in Fig. 5.13. As
one can see, the rectier generated % > 2.8 µW using '! over the range
from 5 kΩ to 20 kΩ with the estimated PCE close to 15 %. However, as the
'! increases, both % and estimated PCE decreases. The primary reason
of the low power eciency is due to the high gate leakage current of EGTs.
The less careful printing of the top-gate materials can contribute to this
issue, which needs to be addressed properly in the future development.
Finally, the possibility has been explored that the presented rectier can
work even with < 1V input amplitude, which is an attractive feature for
many energy harvester applications [123, 124]. The input signal with the
frequency of 10Hz and amplitude ranging from 1.5V down to 0.5V is
tested, while the load resistance '! is 1MΩ. Fig. 5.14(a) shows that the
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Figure 5.13.: Measurement of DC output power % (red) and estimated power conversion
eciency (blue) (under the worst case consideration) as a function of load resistance '!
with various input frequency. Reprint with permission from [110] ©2020 IEEE.
Figure 5.14.: (a) DC output voltage of the full-wave rectier as a function of the input voltage
amplitude. (b) Simulated waveform of the output voltage (blue curve) with an input voltage
amplitude of 100mV (red curve). In both plots, the input frequency is 10Hz, and the load
resistance is 1MΩ. Reprint with permission from [110] ©2020 IEEE.
measured DC output voltage has a linear dependency on the input am-
plitude. Also, the rectier is still functional with the low input amplitude
of 0.5V. Furthermore, the simulation result conrms that the rectier
even works until the input amplitude of 0.1V, and the simulated transient
output wave is displayed in Fig. 5.14(b). Due to a much inferior ON/OFF
ratio in this region, the output amplitude becomes as low as 16.24mV.
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Nevertheless, the ability to process such low-voltage input can still be use-
ful to some energy harvesting applications and has not yet been reported
in other printed rectier designs.
5.5. Conclusion
In this chapter, circuit designs have been presented based on inkjet-printed
EGTs incorporating inorganic metal oxide semiconductors. Presented ba-
sic circuit blocks include the inverter, ring oscillator and full-wave rectier,
which are the foundation to develop more complex electronics circuits. Ad-
ditionally, the proposed capacitance models in the earlier chapter enable
advanced circuit analysis such as transient and AC simulations. Rea-
sonable agreement between the simulation and measurement has been
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6.1. Summary
Printed electronics is an emerging technology with a set of novel features,
which are complementary to conventional silicon technology. Among
dierent types of printed devices, printed transistors are important, which
can be used to fabricate various electronic applications. Despite recent
progress in improving the electrical performance of printed transistors,
the fundamental understanding of their electrical performance is still
missing, including AC and noise behavior. However, these are essential in
the development of an accurate design ow tool such as a process design
kit for printed electronics, which enables advanced circuit simulations
such as the analysis of frequency response and signal-to-noise ratio for
complex circuits and systems.
In this thesis, printed transistors using solution-processable indium ox-
ide as the channel semiconductor featuring high eective mobility are
extensively studied. Also, the electrolyte-gating approach is deployed to
enable low-voltage operation (< 2V) due to the large gate capacitance
(1 µF cm−2-10 µF cm−2) oered by the electrical double layers. These EGTs
open new possibilities to design and fabricate novel low-voltage printed
circuits.
This thesis has several contributions to the understanding and advance-
ment of printed electronics including the following aspects:
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Chapter 2 introduces briey the device physics of conventional MOS capac-
itors and MOSFETs, and the technical background of printed electronics
including the fabrication process and material properties.
Chapter 3 presents a systematic study of the capacitance characteris-
tics of EGTs. Using a dedicated equivalent circuit model, an accurate
agreement has been achieved between measured and simulated spectra of
gate impedance. This reveals important information about the charging
mechanism of EGTs. Also, by simulating loss-frequency characteristics,
the electrolyte cut-o frequency of ∼ 100Hz can be evaluated for EGTs
with channel width of 200 µm and length of 50 µm. It is also shown that
EGTs have the potential to achieve the operating frequency in the kHz
regime, which can be feasibly improved by reducing the top-gate resis-
tance and increasing the ionic conductivity of the electrolyte. Furthermore,
a Meyer-like compact capacitance model of EGTs has been developed,
which provides reasonable t to the measured lumped voltage-dependent
terminal capacitance. Both the parasitic and nonquasi-static eects have
been considered. This lays a sound foundation for accurate AC and tran-
sient circuit simulations within a process design kit for complex EGTs
circuits.
Chapter 4 investigates the low-frequency noise characteristics of EGTs. A
dedicated experimental setup is established to provide an accurate noise
measurement. The setup is also veried by the measurement of thermal
noise from thin-lm resistors and comparison with the Johnson-Nyquist
theory. Next, the icker noise of EGT is measured and analyzed. It is
proved from the experimental data that the carrier number uctuation with
correlated mobility uctuation is the dominant noise generation mecha-
nism in EGT technology. Furthermore, to represent the overall noise level,
the normalized at-band voltage noise is extracted from measurement
data. In comparison with other thin-lm technologies with dielectric
gating, the extracted value of 1.08 × 10−7 V2 µm2 is considerably lower
than reported values in literature. The deployment of electrolyte-gating
can be a plausible reason. This conclusion renders the EGT technology
very useful in the design of circuits for low noise applications.
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Chapter 5 presents circuit designs of circuits based on EGT technology,
including basic digital building blocks such as inverters and ring oscillators.
The fabricated single-stage inverter works properly regarding its input
and output relationship, while the three-stage ring oscillator generates
the stable oscillation output between 250Hz to 300Hz under the supply
voltage of 0.6V to 1V. Besides, the rst design of printed full-wave rectier
using EGT technology has been proposed. It utilizes diode-connected EGTs
as the equivalent for diodes, which feature near-zero threshold voltage
that is achieved by proper channel geometry scaling. Consequently, the
rectier can eectively process input voltage with small amplitude down
to 100mV below the cut-o frequency of 300Hz. These features can be
benecial for the application domain of energy harvesting. Furthermore,
the nonquasi-static capacitance model developed in Chapter 3 is veried
on the proposed circuits, showing satisfactory simulation results for the
proposed circuits as compared to the experimental data.
6.2. Outlook
Despite results in the capacitance characterization and modeling for EGTs,
most of the modeling approaches used in this thesis are empirical, which
lacks physical ab initio calculations. Other shortcomings are that the
Meyer-like model can produce unrealistic simulation results under certain
circumstances, simply because it fails to preserve the charge conservation
law. Although the physical models are challenging for printed electron-
ics due to the large process variation, they are still necessary in future
development to deliver more accurate simulation results. Additionally,
the emphasis of future work can be laid on the variation modeling of the
transistor capacitance, which requires a large amount of experimental
data, but can enable accurate Monte-Carlo simulation of circuits.
It is of high interest to develop more building blocks for digital and analog
circuits, such as ip-ops and operational ampliers. This will enable
the development of more complex circuits and systems to expand the
application domain of printed electronics.
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In this thesis, the primary noise generation mechanism in EGT technology
has been claried, where the low-frequency noise measurement is only
conducted in the linear region of the transistor. In the next step, it is
necessary to characterize EGTs in the whole operation region including
the saturation region. Based on that, a comprehensive noise model can be
developed, which can be utilized in circuit simulations.
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BJT Bipolar Junction Transistor
BSIM Berkeley Short-channel IGFET Model
C-V Capacitance-voltage
CMOS Complementary Metal-oxide-semiconductor
CSPE Composite Solid Polymer Electrolyte
DC Direct Current
DUT Device Under Test
EDL Electric Double Layer
EGT Electrolyte-gated Field-eect Transistor
EKV Enz–Krummenacher–Vittoz
 Form Factor
FFT Fast Fourier Transformation
I-V Current-voltage
IoT Internet of Things
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JFET Junction Field-eect Transistors
MOS Metal-oxide-semiconductor
MOSFET Metal-oxide-semiconductor Field-eect Transistor
NMOS N-type Metal-oxide-semiconductor
NQS Nonquasi-static
OE-A Organic Electronics Association
OFETs Organic Field-eect Transistors
OLEDs Organic Light Emitting Diodes
PCE Power Conversion Eciency
PDK Process Design Kit
PE Printed Electronics
PMOS P-type Metal-oxide-semiconductor






SPICE Simulation Program with Integrated Circuit Emphasis
TFT Thin-lm Transistor





0C Tunnel Attenuation Distance
% Depletion Capacitor
/ Capacitor at the Electrolyte/channel Interface
/ Overlap Double Layer Capacitance at the Drain Side
! Electric Double Layer Capacitor
/( Overlap Double Layer Capacitance at the Source Side
/ Electric Double Layer Capacitor at the Gate/electrolyte Interface
 Gate-drain Capacitance
,4GC Extrinsic Gate-drain Capacitance
,8=C Intrinsic Gate-drain Capacitance
$ Geometric Capacitance
 Total Gate Capacitance in MOSFET
,4GC Extinsic Total Gate Capacitance in MOSFET
,8=C Intinsic Total Gate Capacitance in MOSFET
( Gate-source Capacitance
(,4GC Extrinsic Gate-source Capacitance
(,8=C Intrinsic Gate-source Capacitance
8 Gate Capacitance Per Unit Area
#+ Inversion Capacitance








Δ` Carrier Mobility Fluctuation
Δ# Carrier Number Fluctuation without Correlated Mobility Fluctuation
Δ# − Δ` Carrier Number Fluctuation with Correlated Mobility Fluctua-
tion
0 Free Electron Level
 Conduction Band
 Fermi Level
n0 Vacuum Permittivity (=8.8 × 10−12 Fm−1)
n! Relative Dielectric Constant of Dielectric Materials
n(* Dielectric Constant of the Substrate Materia
+ Valence Band











8;40: Transient Leakage Current Waveform
8;>03 Transient Load Current Waveform
> 5 5 B4C Oset Current Source
(, Switching Current
: Boltzmann Constant (=1.38 × 10−23 J K−1)
! Channel Length
_ Modulation Coecient





#) Trap Density at the Channel-insulator Interface
#) Trap Density in the Semiconductor Material
#C>C Total Number of Charge Carrier
% Active Power









&8 Charge Carrier Per Unit Area in the Bulk Channel
&#+ Inversion Charge
&) Channel/insulator Interface Charge
&8 (G) Local Gate Charge
'*! Ionic Resistance of the Bulk Electrolyte
' Load Capacitance
'! Electrolyte Bulk Resistance
'5 Feedback Resistance




(8 Power Spectral Density of Current Noise
( Drain Current Noise Power Spectral Density
f Specic Resistivity
(' Current Power Spectral Density of Resistor
(+ Power Spectral Density of Voltage Noise
(+ Flat-band Voltage Noise Power Spectral Density
(+ Gate Voltage Noise Power Spectral Density
) Temperature
g? Propagation Delay
\ Mobility Attenuation Factor
C?ℎ; Propagation Delay of HIGH-LOW
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C?;ℎ Propagation Delay of LOW-HIGH
E3 Normalized Drain Voltage
E? Normalized Channel Voltage
EB Normalized Source Voltage
E (C) Transient Voltage
+ DC Output Voltage
+ Supply Voltage
+( Drain-source Bias
+(4 Eective Gate Drain-source Voltage
+#! Enabling Signal
+ Flat-band Voltage
+ Gate Voltage of MOS Capacitor
+ Gate Voltage of Transistor
+( Gate-source Bias
+)4 Eective Over-drive Voltage
+Cℎ Threshold Voltage
, Channel Width
,% Depletion Layer Thickness















PEDOT:PSS Poly(3,4-ethylenedioxythiophene) Polystyrene Sulfonate
PEN Polyethylene Naphthalate
PET Polyethylene Terephthalate
PVA Polyvinyl Alcohol
ZnO Zinc-oxide
ZTO Zinc-tin-oxide
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